More Web Proxy on the site http://driver.im/

research-article

Hybrid CMOS/magnetic process design kit and application to the design of high-performances non-volatile logic circuits

Authors:

Guillaume Prenat,

Jean-Pierre Nozieres,

Gregory Di Pendina,

Kholdoun TorkiAuthors Info & Claims

ICCAD '11: Proceedings of the International Conference on Computer-Aided Design

Pages 240 - 245

Published: 07 November 2011 Publication History

Abstract

Spintronics (or spin-electronics) is a continuously expending area of research and development at the merge between magnetism and electronics. It aims at taking advantage of the quantum characteristic of the electrons, i. e. its spin, to create new functionalities and new devices. Spintronic devices comprise magnetic layers which serve as spin polarizers or analyzers separated by non-magnetic layers through which the spin-polarized electrons are transmitted. Typically, they rely on the Magneto Resistive (MR) effects, which consists in a dependence of the electrical resistance upon the magnetic configuration. These devices can be used to conceive innovative non-volatile memories, high-perfomances logic circuits, RF oscillators or field/current sensors. This paper describes a full Magnetic Process Design Kit (MPDK) allowing to efficiently design such CMOS/magnetic hybrid circuits. The latter can help circumventing some of the limits of CMOS-only microelectronics.

References

[1]

S.Tehrani, "Magnetoresistive random access memory using magnetic tunnel junctions," proceedings of IEEE, vol. 91, no. 5, pp. 3703--3714, May 2003.

[2]

S. Tehrani, B. Engel, J. Slaughter, E. Chen, M. DeHerrera, M. Durlam, P. Naji, R. Whig, J. Janesky, and J. Calder, "Recent developments in magnetic tunnel junction mram," IEEE Transactions on magnetics, vol. 36, no. 5, p. 2752, 2000.

[3]

R.Scheuerlein, W. Gallagher, S. Parkin, A. Lee, S. Ray, R. Robertazzi, and W. Reohr, "a 10ns read and write non-volatile mmeory array using a magnetic tunnel junction and fet switch in each cell," Digest of technical papers, IEEE International Solid State Circuits Conference, vol. 128, 2000.

[4]

L. Savtchenko, B. Engel, N. Rizzo, M. Deherrera, and J. Janesky, "Method of writing to scalable magnetoresistance random access memory element," US6545906.

[5]

I.L.Prejbeanu, W. Kula, K. Ounadjela, R. Sousa, O. Redon, B. Dieny, and J. Nozieres, "Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions," IEEE Transactions on Magnetics, vol. 40, no. 4, 2004.

[6]

J. Slonczewski, "Currents and torques in metallic magnetic multilayers," J.Magn.Magn.Mater., vol. 159, no. 1, 1996.

[7]

S.I. Kiselev, J. and I. N. Krivorotov, N. C. Emley, R. J. Schoelkopf, R. A. Buhrman, and D. C. Ralph, "Microwave oscillations of a nanomagnet driven by a spin-polarized current," Nature, vol. 425, 2003.

[8]

W. Black and B. Das, "Programmable logic using giant-magneto-resistance and spindependent tunneling devices," J. Appl. Phys., vol. 87, no. 9, pp. 6674--6679, 2000.

[9]

W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny, "A nonvolatile flip-flop in magnetic fpga chip," in IEEE International Design and Test of Integrated Systems conference, Tunisia, 2006.

[10]

Y.Guillemenet, L. Torres, G. Sassatelli, and N. Bruchon, "On the use of magnetic rams in field-programmable gate arrays," Int. Journ. of Reconfigurable Computing, vol. 2008, 2008.

Digital Library

[11]

M.Caymax, S. Gendt, W. Vandervorst, M. Heyns, H. Bender, R. Carter, T. Conard, R. Degraeve, G. Groeseneken, S. Kubicek, G. Lujan, L. Pantisano, J. Petry, E. Rohr, S. elshocht, C. Zhao, E. Cartier, J. Chen, V. Cosnier, S. annd V. Kaushik, A. Kerber, J. Kluth, S. Lin, W. Tsai, E. Young, and Y. Manabe, "Issues, achievements and challenges towards integration of high-k dielectrics," Int. Journ. of High Speed Electronics and Systems, vol. 12, no. 2, pp. 295--304, 2008.

[12]

S.Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-v power supply high-speed digital circuit technology with multithreshold-voltage cmos," IEEE Journal of Solid State Circuits, vol. 30, no. 8, pp. 847--854, 1995.

[13]

T.Kawahara, "Scalable spin-transfer torque ram technology for normally-off computing," Design and Test of Computers, vol. 28, no. 1, 2010.

Digital Library

[14]

A.Mochizuki, H. Kimura, M. Ibuki, and T. Hanyu, "Tmr-based logic-in-memory circuit for low-power vlsi," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E88-A, no. 6, pp. 1408--1415, 2005.

Digital Library

[15]

S.Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, T., and Hanyu, "Fabrication of a non-volatile full adder based on logic-in-memory architecture using magnetic tunnel junctions," Applied Physics Express, vol. 1, 2008.

[16]

M.ElBaraji, V. Javerliac, W. Guo, G. Prenat, and B. Dieny, "Dynamic compact model of thermally assisted switching magnetic tunnel junctions," Journal of Applied Physics, vol. 106, no. 12, p. 123906, 2009.

[17]

W.Guo, G. Prenat, V. Javerliac, M. ElBaraji, N. DeMestier, C. Baraduc, and B. Dieny, "Spice modeling of magnetic tunnel junctions written by spin-transfer torque," Journal of Physics D: Applied Physics, vol. 43, no. 21, p. 215001, 2010.

Cited By

Bishnoi ROboril FTahoori M(2017)Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-FlopsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.263031525:4(1421-1432)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1109/TVLSI.2016.2630315
Bishnoi ROboril FTahoori MFanucci LTeich J(2016)Fault tolerant non-volatile spintronic flip-flopProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971867(261-264)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2971867

Hybrid CMOS/magnetic process design kit and application to the design of high-performances non-volatile logic circuits
1. Hardware
  1. Electronic design automation
  2. Integrated circuits
2. Networks
  1. Network types
    1. Ad hoc networks

Recommendations

Hybrid CMOS/Magnetic Process Design Kit and application to the design of high-performances non-volatile logic circuits
ICCAD '11: Proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design

Spintronics (or spin-electronics) is a continuously expending area of research and development at the merge between magnetism and electronics. It aims at taking advantage of the quantum characteristic of the electrons, i.e. its spin, to create new ...
Design of multi-threshold threshold gate using MOS-NDR circuits suitable for CMOS process

We demonstrate a multi-threshold threshold gate (MTTG) based on a series and parallel connection of several MOS-NDR circuits. A MOS-NDR circuit is made of five standard Si-based metal---oxide---semiconductor field-effect-transistor (MOS) devices. It can ...
Nano-magnetic non-volatile CMOS circuits for nano-scale FPGAs (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

Nanotechnology promises to open up new ways of scaling CMOS circuits by introducing new materials. For example, a hybrid circuit of CMOS gates and carbon nano-tubes (CNT), NEMS relay logic and emerging memory devices have been proposed for future nano-...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '11: Proceedings of the International Conference on Computer-Aided Design

November 2011

844 pages

ISBN:9781457713989

General Chair:
Joel Phillips
Cadence Research Labs, Berkeley, CA
,
Program Chairs:
Alan J. Hu
Univ. of British Columbia, Vancouver, BC, Canada
,
Helmut Graeb
Technische Universitaet, Munich, Germany

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

Publisher

IEEE Press

Publication History

Published: 07 November 2011

Check for updates

Qualifiers

Research-article

Conference

ICCAD '11

Sponsor:

SIGDA

ICCAD '11: The International Conference on Computer-Aided Design

November 7 - 10, 2011

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
102
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 11 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Bishnoi ROboril FTahoori M(2017)Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-FlopsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.263031525:4(1421-1432)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1109/TVLSI.2016.2630315
Bishnoi ROboril FTahoori MFanucci LTeich J(2016)Fault tolerant non-volatile spintronic flip-flopProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971867(261-264)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2971867

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents