[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US20020036009A1 - Photoelectric conversion device and manufacturing method thereof - Google Patents

Photoelectric conversion device and manufacturing method thereof Download PDF

Info

Publication number
US20020036009A1
US20020036009A1 US09/917,140 US91714001A US2002036009A1 US 20020036009 A1 US20020036009 A1 US 20020036009A1 US 91714001 A US91714001 A US 91714001A US 2002036009 A1 US2002036009 A1 US 2002036009A1
Authority
US
United States
Prior art keywords
particle size
particles
semiconductor particles
substrate
crystalline semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/917,140
Other versions
US6437234B1 (en
Inventor
Takeshi Kyoda
Shin Sugawara
Hisao Arimune
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2000227639A external-priority patent/JP2002043603A/en
Priority claimed from JP2000258026A external-priority patent/JP2002076386A/en
Priority claimed from JP2000396716A external-priority patent/JP2002198550A/en
Application filed by Kyocera Corp filed Critical Kyocera Corp
Assigned to KYOCERA CORPORATION reassignment KYOCERA CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SUGAWARA, SHIN, KYODO, TAKESHI, ARIMUNE, HISAO
Assigned to KYOCERA CORPORATION reassignment KYOCERA CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SUGAWARA, SHIN, KYODA, TAKESHI, ARIMUNE, HISAO
Publication of US20020036009A1 publication Critical patent/US20020036009A1/en
Application granted granted Critical
Publication of US6437234B1 publication Critical patent/US6437234B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/036Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
    • H01L31/0392Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate
    • H01L31/03921Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate including only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035272Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
    • H01L31/035281Shape of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035272Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
    • H01L31/03529Shape of the potential jump barrier or surface barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • H01L31/0745Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
    • H01L31/0747Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • H01L31/182Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
    • H01L31/1824Special manufacturing methods for microcrystalline Si, uc-Si
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/545Microcrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a photoelectric conversion device using numerous crystalline semiconductor particles, and to a manufacturing method thereof.
  • the photoelectric conversion device according to this invention is utilized suitably in solar cells.
  • FIGS. 9 - 11 Conventional photoelectric devices using crystalline semiconductor particles are shown in FIGS. 9 - 11 .
  • FIG. 9 shows a structure disclosed in Japanese Unexamined Patent Publication No. S61-124179.
  • a first aluminum foil 10 is provided with openings 10 a into which silicon balls 2 having n-type surface portions 9 on the surfaces of p-type balls are inserted.
  • the n-type surface portions 9 of the silicone balls 2 projecting from the rear surface of the first aluminum foil 10 are then removed.
  • An oxide layer 3 is formed on the rear surface side of the first aluminum foil 10 , and then a second aluminum foil 8 is formed such that it eliminates the oxide layer 3 at parts covering the silicon particles so as to be joined to the silicon particles 2 .
  • FIG. 10 shows a structure disclosed in Japanese Patent No. 2641800.
  • a low-melting-point metal layer 11 such as a tin layer is formed on a substrate 1 .
  • First conductivity-type crystalline semiconductor particles 2 are deposited on the low-melting-point metal layer 11 , on which a second conductivity-type amorphous semiconductor layer 7 is formed with an insulating layer 3 interposed between it and the low-melting-point metal layer 11 .
  • FIG. 11 shows a structure in Japanese Patent Publication No. H8-34177 disclosing a method in which a high-melting-point metal layer 12 , a low-melting-point metal layer 11 , and semiconductor microcrystalline particles 13 are deposited on a substrate 1 , and the semiconductor microcrystalline particles 13 are fused, saturated and gradually cooled so that the semiconductor is grown by liquid phase epitaxial growth, thereby transforming the semiconductor microcrystalline particles 13 into a polycrystalline thin film.
  • the numeral 14 denotes the opposite conductivity-type polycrystalline or amorphous semiconductor layer
  • the numeral 6 denotes a transparent conductive layer.
  • the first aluminum foil 10 needs to be formed with openings into which the silicon balls 2 are pressed so as to join the n-layer 9 of the silicon balls 2 to the aluminum foil 10 . Therefore, evenness is required for the particle sizes of the silicon balls 2 , which causes high manufacturing costs.
  • the insulator 3 is formed after securing the crystalline semiconductor particles 2 on the low-melting-point metal layer 11 , the insulator 3 is formed not only on the low-melting-point metal layer 11 but also on the crystalline semiconductor particles 2 . Accordingly, it is necessary to remove the insulator 3 on the crystalline semiconductor particles 2 before forming the amorphous semiconductor layer 7 . The number of processes therefore increases necessitating stricter management of the cleaning process and the manufacturing environment, which leads to a high-cost production.
  • the photoelectric conversion device shown in FIG. 11 has problems that the low melting-point metal 11 mixes into the first conductivity-type liquid phase epitaxial polycrystalline layer 13 , thereby deteriorating the performance, and that the absence of insulator causes leakage to occur between the layer and the lower electrode 12 .
  • a primary object of the present invention is to provide a photoelectric conversion device having good conversion efficiency that can be manufactured at a low cost, and a manufacturing method thereof.
  • a method of manufacturing a photoelectric conversion device comprises the steps of: applying numerous glassparticles having a particle size before baking being 5 to 25% of that of crystalline semiconductor particles to a substrate having an electrode of one side; depositing the crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles(Claim 1).
  • the glassparticles are in the above-mentioned range in particle size, it is possible to apply the insulator to the substrate in a relatively uniform manner.
  • the glassparticles are ejected from between the substrate and the semiconductor particles such that the glassparticles slide into beside the semiconductor particles, so that an ohmic contact can be formed between the substrate and the semiconductor particles.
  • a photoelectric conversion device comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator is formed by baking a layer of glassparticles that has been applied to the substrate, the insulator comprising a filler having a particle size being 5 to 25% of that of the crystalline semiconductor particles (claim 4).
  • the glassparticles are small in particle size, as long as the filler is in the above-mentioned range in particle size, the glassparticles are ejected along with the filler from between the substrate and the silicon particles to be located beside the silicon particles when the silicon particles are pressed against the substrate.
  • Another method of manufacturing a photoelectric conversion device comprises the steps of: applying numerous glassparticles including a filler dispersed therein to a substrate having an electrode of one side; depositing crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles (claim 7).
  • the filler particles that have been dispersed within the glassparticles are dispersed homogeneously within the insulator layer by the melting of the glassparticles at the baking temperature. Accordingly, unevenness in thermal expansion coefficient in the insulator layer is lessened and generation of cracks caused by stress is prevented from occurring in the semiconductor particles.
  • another photoelectric conversion device comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator comprises a material having a thermal expansion coefficient in the range of 30 ⁇ 10 31 7 /° C. to 60 ⁇ 10 31 7 /° C., and a softening point of 500° C. or below (claim 14).
  • this photoelectric conversion device numerous crystalline semiconductor particles are deposited on a substrate and heated so that both of them are joined together by alloy portions where both of them are fused, and an insulator is interposed among the numerous crystalline semiconductor particles.
  • this invention allows for formation of a good insulator in which generation of defects such as cracks and voids is prevented, thereby providing a photoelectric conversion device with high reliability.
  • the method of manufacturing a photoelectric conversion device according to the present invention or by the photoelectric conversion device according to the present invention it is possible to form a good insulator while contacting a substrate and semiconductor particles together. That is, it is not necessary to bore holes in the electrodes, and single conductivity-type semiconductor particles with low particle size accuracy can be used, as well as light incident on areas where the semiconductor particles are not present can be utilized. Furthermore, the insulator above can prevent current leaks from occurring between the semiconductor layer and the electrode of the substrate.
  • FIG. 1 is a schematic sectional view of a photoelectric conversion device according to a first or a second embodiment of the present invention.
  • FIG. 2 is a schematic sectional view showing another photoelectric conversion device according to the first or the second embodiment of the present invention.
  • FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device according to the present invention when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
  • FIG. 3B is a schematic sectional view showing partially the photoelectric conversion device according to the present invention after the insulator layer has been baked.
  • FIG. 4A is a schematic sectional view showing partially a photoelectric conversion device according to a comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
  • FIG. 4B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked.
  • FIG. 5A is a schematic sectional view showing partially a photoelectric conversion device according to another comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
  • FIG. 5B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked.
  • FIG. 6 is a schematic sectional view showing a photoelectric conversion device according to a third embodiment of the present invention.
  • FIG. 7 is a schematic sectional view showing another photoelectric conversion device according to the third embodiment of the present invention.
  • FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste forming an insulator.
  • FIG. 9 is a schematic sectional view of a conventional photoelectric conversion device.
  • FIG. 10 is a schematic sectional view of a conventional photoelectric conversion device.
  • FIG. 11 is a schematic sectional view of a conventional photoelectric conversion device.
  • FIGS. 1 and 2 illustrate an embodiment of the photoelectric conversion device according to the present invention, wherein the numerals denote parts as follows: 1 : substrate, l a: conductive layer, 2 : first conductivity-type semiconductor particles, 3 : insulator, 4 : conductive layer, 5 : protective layer
  • the substrate 1 comprises metal, ceramics, or resin.
  • the substrate 1 comprises an insulator such as ceramics or resin, a conductive layer 1 a needs to be formed on the substrate 1 as shown in FIG. 1.
  • the substrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers.
  • the first conductivity-type semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like added thereto.
  • the shapes of the semiconductor particles 2 may comprise polygons, curved surfaces or the like. Preferably, they should comprise curved surfaces, especially spherical shapes so that the semiconductor particles 2 efficiently push the insulator layer 3 aside when they are pressed from above the insulator layer 3 until they come into contact with the substrate 1 as mentioned later. Also, by having such convex surfaces, dependence on the light incidence angle can be small.
  • the particle sizes may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. Incidentally, the semiconductor particles 2 will be brought into sufficient contact with the substrate 1 even when the particle sizes are uneven by using a pressing jig made of a flexible material for pressing the semiconductor particles 2 from above the insulator layer 3 .
  • the semiconductor particle 2 are not limited to the single conductivity-type semiconductor particles mentioned above, but may be p-type semiconductor particles having surface layers including a n-type impurity such as P and As, or n-type semiconductor particles having surface layers comprising Si, Ge, and a p-type impurity such as B, AL, and Ga.
  • the insulator 3 is formed for separating the positive electrode from the negative electrode.
  • the main material for the insulator may be, for example, SiO 2 , B 2 O 3 , Al 2 O 3 , CaO, MgO, P 2 O 5 , Li 2 O, SnO, PbO, ZnO, BaO and the like.
  • a paste of glassparticles composed mainly of one or a plurality of the materials above is used.
  • the insulator 3 needs to have some degree of hardness or viscosity when placed on the substrate 1 so as to temporarily hold the semiconductor particles 2 pressed thereinto.
  • the “main material” here refers to a material that fuses at the heat treatment temperature losing its initial shape, and hardens by cooling so as to form a glass structure of the insulating layer 3 .
  • the “filler”, which will be explained later, refers to a material or particles that do not fuse at the heat treatment temperature almost holding the initial shape, and remain within the glass structure of the insulating layer being mixed therein.
  • the insulator 3 forms the insulator layer 3 as well as partly covers the semiconductor particles 2 by melting when baked at a temperature applied thereto for creating an ohmic junction between the substrate 1 and the semiconductor particles 2 as mentioned later.
  • the insulator 3 is applied to the substrate 1 before pressing the semiconductor particles 2 against the substrate 1 and heating them, and that the insulator 3 is pushed aside while the semiconductor particles 2 are pressed against the substrate 1 .
  • the semiconductor particles 2 can be joined to the substrate 1 without having their upper surfaces covered with the insulator 3 nor being contaminated. Accordingly, mechanical treatments after the joining such as grinding the surfaces of the semiconductor particles 2 are no longer necessary.
  • FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste for forming an insulator.
  • a particle size at which particles having a particle size not more than that particle size account for 5% of the entire particles is indicated as R(5%).
  • the particle size R(5%) is preferably be selected so as to be in the range of 5 to 25% of the average particle size of the semiconductor particles 2 .
  • the particle size R(5%) of the glass material is regulated so as to be in the range of 5 to 25% of the average particle size of semiconductor particles. Accordingly, the insulator can be applied on the substrate in a relatively even manner, and when the semiconductor particles 2 are pressed against the substrate, the glassparticles are ejected from between the substrate 1 and the semiconductor particles 2 and slide into beside the semiconductor particles 2 so that the substrate 1 and the semiconductor particles 2 can contact with each other, thereby forming an ohmic junction.
  • the filler is a material that does not melt into the main material when the main material is baked and holds the initial shape, which comprises one or a plurality of materials selected from among SiO 2 , Al 2 O 3 , CaO, MgO, TiO 2 , ZrO 2 , Si 3 N 4 , AlN and the like.
  • the particle size R F (5%) is preferably selected so as to be in the range of 5 to 25% of the average particle size of the semiconductor particles 2 . In this way, a similar effect can be attained in the joining even when the particle size R(5%) of the glass material is below 5% of the average particle size of the semiconductor particles 2 . This may be explained that the glassparticles are ejected together with the filler being ejected.
  • the conductive layer 4 shown in FIGS. 1 and 2 comprises a second conductivity-type semiconductor conductive layer comprising Si and Ge and/or a transparent conductive layer.
  • the second conductivity-type semiconductor conductive layer is formed by the vapor phase growth method or the like, in which, for example, a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound.
  • the semiconductor layer may be crystalline, amorphous, or mixture of crystalline and amorphous. Since a crystalline conductive layer or a crystalline-amorphous mixed conductive layer has light transmittance higher than that of an amorphous conductive layer, the film thickness thereof can be increased. In addition, since the material used for such a crystalline conductive layer or a crystalline-amorphous mixed semiconductor layer is more stable than that for an amorphous semiconductor layer, they are expected to have higher reliability.
  • the transparent conductive layer is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO 2 , In 2 O 3 , ITO, ZnO, TiO 2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal layer.
  • the transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose.
  • a part of the incident light passes through the conductive layer 4 at areas where the semiconductor particles 2 are not present, and is reflected by the substrate 1 and directed at the semiconductor particles 2 . This enables the light energy being transmitted in the whole photoelectric conversion device to be efficiently transmitted to the semiconductor particles 2 .
  • the second conductivity-type semiconductor conductive layer 4 also serves as an electrode, it is not necessary to additionally form a transparent conductive film.
  • the manufacturing process is thus simplified allowing further cost reduction.
  • a second conductivity-type semiconductor conductive layer is preferred as the conductive layer 4 to be directly formed on the surfaces of the crystalline semiconductor particles 2 . If a transparent conductive film is formed as an electrode on defective portions generated during the formation of a second conductivity-type semiconductor conductive layer, leakage will occur between the transparent conductive film and the semiconductor particles 2 located under such defective portions. Also from this point of view, it is preferred that such a transparent conductive film is not formed.
  • the concentration of the microelement in the semiconductor layer 4 is preferably, for example, from 1 ⁇ 10 16 to 1 ⁇ 10 21 atm/cm 3 .
  • the second conductivity-type semiconductor conductive layer 4 is formed along the surfaces of the semiconductor particles 2 so that the PN-junction is formed in the vicinity of the surface where the light is incident as well as along the convex contours of the semiconductor particles 2 .
  • a wide area is made available for the PN-junction by forming the second conductivity-type semiconductor conductive layer 4 along the convex contours of the semiconductor particles 2 so that carriers generated inside the semiconductor particles 2 can be collected efficiently.
  • the semiconductor particles 2 have upper surface regions of which conductivity type is opposite to the conductivity type of their central portions, it is not necessary to form a second conductivity-type semiconductor conductive layer. However, in such a case, a transparent conductive layer needs to be formed as the conductive layer 4 .
  • the protective film 5 it is desirable for the protective film 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO 2 -TiO 2 , tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on the conductive layer 4 .
  • the protective film 5 needs to be a transparent dielectric because transparency is necessary for a protective film being in contact with the surface where the light is incident, and leakage to the semiconductor particles 2 located under defective portions of the conductive layer 4 should be prevented from occurring. Incidentally, optimizing the thickness of the protective film 5 will enable it to function as an antireflection film.
  • a patterned electrode comprising fingers and bus bars at regular intervals on the conductive layer 4 or on the protective film 5 so as to lower the series resistance, thereby improving the conversion efficiency.
  • a photoelectric conversion device having the structure shown in FIG. 1 was fabricated.
  • An aluminum layer l a was formed 50 ⁇ m thick on a substrate 1 including iron, on which an insulator 3 was formed such that its thickness after baking was nearly a half the particle size of silicon particles 2 .
  • insulator glassparticles of SiO 2 ⁇ B 2 O 3 ⁇ PbO system mixed with a binder and a solvent were used. Insulators containing a filler were also used in a part of the example.
  • P-type silicon particles 2 were densely deposited on the insulator 3 and pressed into the insulator 3 until they came into contact with the aluminum layer l a.
  • the diameter of the p-type silicon particles 2 was varied between two sizes.
  • the particle size of the glassparticles refers to the aforementioned particle size R(5%), and the particle size of the filler refers to the particle size R F (5%).
  • the “glass particle size ratio (%)” represents [particle size R(5%)/average particle size of silicon particles].
  • Samples 1-20 correspond to an embodiment of the present invention.
  • the coating of the insulator 3 was evenly formed, as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 in each case, so that they had good joining conditions.
  • the samples 7 - 16 each of which included a filler whose particle size RF was in the range of 5 to 25% of the average particle size of the silicon particles 2 , had good joining conditions similarly to the samples 1 - 6 .
  • preferred particle size R(5%) of the glassparticles and the particle size R F (5%) of the filler are in the range of 5 to 25% of the average particle size of the silicon particles 2 .
  • the “filler particle size ratio (%)” fers to [filler particle size R F (5%)/average particle size of silicone particles].
  • the rate of successful joining was 100% in the sample 7 , while it was over 60% in each of the samples 29 and 30 .
  • the reason for this is considered that even when the glassparticles were small, as long as the filler particles were large, the glassparticles were ejected along with the filler being ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 when the silicon particles 2 were pressed against the aluminum layer 1 a.
  • the rate of successful joining was 28%, which meant that ejection of the glassparticles from between the aluminum layer 1 a and the silicon particles 2 was insufficient.
  • FIGS. 1 and 2 The structure of a photoelectric conversion device according to the second embodiment of the present invention is shown in FIGS. 1 and 2.
  • a substrate 1 , a conductive layer 1 a, a first conductivity-type semiconductor particles 2 , a conductive layer 4 , and a protective film 5 shown in FIGS. 1 and 2 correspond to those in the first embodiment. Explanation of these is therefore omitted.
  • the insulator 3 is applied to the substrate 1 before pressing the semiconductor particles 2 against the substrate 1 and heating them, the fused insulator 3 is pushed aside when the semiconductor particles 2 are pressed against the substrate 1 so as to form an ohmic junction between the substrate 1 and the semiconductor particles 2 , and the fused insulator 3 forms an insulator layer 3 so as to partially cover the semiconductor particles 2 in this embodiment.
  • the insulator 3 Unlike in the first embodiment, it is essential for the insulator 3 to include a filler in this second embodiment.
  • the main material of the insulator 3 comprises, for example, SiO 2 , B 2 O 3 , Al 2 O 3 , CaO, MgO, P 2 O, SnO, PbO, ZnO, BaO and the like.
  • a paste of glassparticles comprising one or a plurality of these materials as the main component is used.
  • the filler does not melt into the main material holding its initial shape when the main material is baked, and comprises one or a plurality of materials such as SiO 2 , Al 2 O 3 , CaO, MgO, TiO 2 , ZrO 2 , Si 3 N 4 , AlN and the like.
  • FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device when a semiconductor particle 2 is pressed against a substrate 1 before an insulator 3 is baked
  • FIG. 3B is a schematic sectional view of the same after the insulator 3 has been baked. Glassparticles are denoted by 31, and filler particles dispersed within the glassparticles are denoted by 32.
  • the filler particles 32 having a particles size smaller than that of the glassparticles 31 are baked together with the main material and then crushed so as to form glassparticles 31 having the filler particles 32 dispersed therein.
  • the glassparticles 31 when the semiconductor particle 2 is pressed against the substrate 1 so as to be contacted therewith, the glassparticles 31 are ejected from between the substrate 1 and the semiconductor particle 2 to be located beside the semiconductor particle 2 enabling ohmic junction to be formed at the temperature of baking carried out thereafter.
  • the filler particles 32 that have been dispersed within the glassparticles 31 are evenly dispersed inside the insulator layer 3 (See FIG. 3B). This reduces unevenness in thermal expansion coefficient, thereby preventing the semiconductor particle 2 from cracking due to stress.
  • an insulator 3 is formed by mixing glassparticles 31 without including a filler with filler particles 32 having a particle size smaller than that of the glassparticles 31 as shown in FIG. 4A, due to the too small particle size of the filler, there are cases where the filler particles 32 are not thoroughly ejected from between the substrate 1 and the semiconductor particles 2 to be located beside the semiconductor particles 2 and remain between the substrate 1 and the semiconductor particles 2 , hindering the substrate 1 from contacting with the semiconductor particles 2 (Refer to FIG. 4B).
  • a photoelectric conversion device as shown in FIG. 1 was fabricated.
  • a 50 m thick aluminum layer 1 a was formed on a substrate 1 including iron, to which an insulator 3 was applied such that the thickness thereof after baking became nearly a half of the particle size of the silicon particles 2 .
  • the insulator 3 glassparticles of Sio2 B203 PbO system mixed with a binder and a solvent were used.
  • the material for the insulator 3 was varied according to the case.
  • within particles a manner in which fine particles of a filler are dispersed within glassparticles
  • outside particles a manner in which a filler is dispersed outside glassparticles
  • P-type silicon particles 2 were densely disposed on the insulator 3 and pressed into the insulator 3 so as to be contacted with the aluminum layer 1 a.
  • the diameter of the p-type silicon particle 2 was varied between two sizes.
  • the glassparticles and filler particles were ejected from between the aluminum layer la and the silicon particles 2 to be located beside the silicon particles 2 , so that the joining condition was good.
  • cracks 6 were generated in the silicon particles 2 after the baking (See FIG. 5B). This may be explained that unevenness was generated in thermal expansion coefficient of the insulator due to the large filler particles, which generated stress that caused generation of the cracks.
  • the coating of the insulator was formed in a relatively even manner as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 , by which joining was accomplished in a good condition in each of the samples (See FIG. 3B).
  • FIGS. 6 and 7 illustrate photoelectric conversion devices according to the third embodiment of this invention.
  • FIGS. 6 and 7 the numerals denote parts as follows: 1 : substrate, 1 a: conductive layer, 2 : crystalline semiconductor particle, 3 : insulator comprising glass material, 4 : semiconductor layer, 5 : protective layer, 15 : joint between the substrate 1 and the crystalline semiconductor particle 2
  • the substrate 1 comprises metal, ceramics or resin.
  • the substrate 1 comprises an insulator such as ceramics or resin, a conductive layer 1 a needs to be formed on the substrate 1 as shown in FIG. 7.
  • the substrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers.
  • the crystalline semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga, or a n-type impurity such as P, As, and the like added thereto.
  • the alloy portion 15 is formed in such a manner that with the substrate 1 and the crystalline semiconductor particles 2 being in contact with each other, baking is carried out at a temperature higher than 577° C., which is the eutectic temperature of Al and Si.
  • the alloy portion 15 is a region where Al, the material of the substrate 1 , and the material of the crystalline semiconductor particle 2 in the part being in contact with the substrate 1 melt together.
  • Al the material of the substrate 1
  • a highly concentrated impurity layer for example, p+layer
  • the particle sizes of the crystalline semiconductor particles 2 may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. In addition, providing the crystalline semiconductor particles 2 with convex surfaces reduces dependence on the light incidence angle.
  • the particle size of the particles 2 should be in the range of 10-500 ⁇ m. At particle sizes less than 10 ⁇ m, the crystalline semiconductor particles 2 completely melt when joined to the substrate 1 , thus causing leakage between the particles 2 and the semiconductor layer 4 disposed thereon. Also, using semiconductor particles with diameters exceeding 5009 ⁇ m makes no difference in the amount of the semiconductor material to be used from the amount used in conventional flat plate photoelectric conversion devices, which neutralizes the material-saving advantage of using spherical particles.
  • the crystalline semiconductor particle 2 may comprise a peripheral portion comprising a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like.
  • the insulator 3 comprises an insulating material for separating the positive electrode from the negative electrode.
  • the characteristics of the insulating material should be such that the thermal expansion coefficient is from 30 ⁇ 10 31 7 /°C. to 60 ⁇ 10 31 7 / 20 C. and the softening point is below 500° C.
  • the thermal expansion coefficient is below 30 ⁇ 10 31 7
  • the difference in thermal expansion coefficient between the insulator and the substrate comprising aluminum is so great that cracks are generated in the surface of the insulator 3 after the formation thereof.
  • the thermal expansion coefficient exceeds 60 ⁇ 10 ⁇ 7 /° C.
  • the difference in thermal expansion coefficient between the insulator and the crystalline semiconductor particles 2 (for example, the thermal expansion coefficient of Si is 26 ⁇ 10 ⁇ 7 /° C. ) is SO great that cracks are generated in the crystalline semiconductor particles 2 and the insulator 3 around them.
  • the softening point it is necessary for the insulator not to melt or be decomposed at the temperature for forming the semiconductor layer.
  • the insulating material does not melt at a temperature around 577° C., which is the temperature for joining the substrate 1 to the crystalline semiconductor particles 2 , and defects such as voids are generated, so that the insulator fails to cover the exposed surface of the substrate 1 and is unable to function as an insulator.
  • the softening point should preferably be in the range of 200-500° C. in consideration of the temperature for forming an amorphous semiconductor layer, and more desirably, it should be in the range of 350-500° C. in consideration of the temperature for forming a semiconductor layer comprising a mixture of amorphous and crystalline semiconductors.
  • the material for the insulator 3 may be of any kind that satisfies above mentioned conditions, which is, for example, a single glass material for low-temperature firing mainly comprising materials selected arbitrarily from among SiO 2 , B 2 0 3 , Al 2 O 3 , CaO, MgO, P 2 O 5 , Li 2 O, SnO 2 , PbO, ZnO, BaO, TiO 2 and the like, or a material having a filler combined therewith in which the filler comprises one or a plurality of the materials listed above.
  • the insulator 3 may be formed simultaneously with the joining of the numerous crystalline semiconductor particles 2 deposited on the substrate 1 to the substrate 1 , or after the joining. Or, the surface after the formation of the insulator may be treated by etching or the like.
  • the semiconductor layer 4 comprises, for example, Si, and is formed by the vapor growth method in which a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound.
  • the semiconductor may be crystalline, amorphous, or mixture of crystalline and amorphous. However, in view of light transmittance, the semiconductor should preferably be crystalline or mixture of crystalline and amorphous.
  • a part of the incident light passes through the semiconductor layer 4 at areas where the crystalline semiconductor particles 3 are not present, and is reflected by the substrate 1 located below the layer and directed at the semiconductor particles 2 so that the light energy being transmitted in the whole photoelectric conversion device is efficiently transmitted to the crystalline semiconductor particles 2 .
  • the concentration of the microelement in the semiconductor layer 4 may be high, which is, for example, from 1 ⁇ 10 16 to 1 ⁇ 10 21 atm/cm 3 .
  • the semiconductor layer 4 is preferably formed along the surfaces of the crystalline semiconductor particles 2 as well as along the convex contours of the crystalline semiconductor particles 2 .
  • a wide area is made available for the PN-junction by forming the semiconductor layer 4 along the convex contours of the crystalline semiconductor particles 2 so that carriers generated inside the crystalline semiconductor particles 2 can be collected efficiently.
  • the semiconductor layer 4 may be omitted and instead, a transparent conductive layer that is mentioned later may be formed over the semiconductor particles.
  • a transparent conductive layer which serves as the electrode of the other side, may be formed on the semiconductor layer 4 . It is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO 2 , In 2 O 3 , ITO, ZnO, TiO 2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal film.
  • the transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose.
  • the transparent conductive layer it is necessary for the transparent conductive layer to be transparent so that a part of the incident light passes through the transparent conductive layer at areas where the crystalline semiconductor particles 2 are not present and reflected by the substrate 1 and directed to the crystalline semiconductor particles 2 .
  • the transparent conductive layer should preferably be formed along the surface of the semiconductor layer 4 or the surfaces of the crystalline semiconductor particles 2 as well as along the convex contours of the crystalline semiconductor particles 2 .
  • a wide area will be made available for the PN-junction by forming the transparent conductive layer along the convex contours of the crystalline semiconductor particles 2 so that carriers generated within the crystalline semiconductor particles 2 can be collected efficiently.
  • a protective layer 5 on the semiconductor layer 4 or the transparent conductive layer. It is desirable for the protective layer 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO 2 -TiO 2 , tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on the semiconductor layer 4 or the conductive layer 6 .
  • the protective layer 5 needs to be transparent because it is in contact with the surface where the light is incident. Also, the protective layer 5 needs to be a dielectic for preventing leakage from occurring between the semiconductor layer 4 or the conductive layer 6 and the outside thereof. Incidentally, optimizing the thickness of the protective layer 5 will enable it to function as an antireflection film.
  • a patterned electrode (the other electrode) comprising fingers and bus bars at regular intervals on the semiconductor layer 4 or on the conductive layer 6 so as to directly or indirectly connect it to the semiconductor layer 4 , thereby improving the conversion efficiency.
  • Samples 81 - 91 were prepared by the following procedure.
  • a 50 ⁇ m thick aluminum layer 1 a was formed on a substrate 1 including iron.
  • An insulator 3 was formed by using a single glass material for low-temperature firing mainly comprising a material selected arbitrarily from among SiO 2 , B 2 O 3 , Al 2 O 3 , CaO, MgO, P 2 O 5 , Li 2 O, SnO 2 , PbO, ZnO, BaO, TiO 2 and the like, or pasted glassparticles having a filler combined therewith that comprised one or a plurality of materials listed above, and was applied to the aluminum layer 1 a such that the thickness of the insulator 3 after baking became nearly a half of the particle size of the silicon particles 2 .
  • P-type silicon particles 2 whose major particle size was 250 ⁇ m were densely deposited on the insulator 3 and pressed thereinto until they came into contact with the aluminum layer 1 a. Then, heat at a temperature in the vicinity of 577° C. was applied so that the insulator was fused and the silicon particles 2 were joined to the aluminum layer 1 a.
  • the samples 81 - 84 , 89 and 90 are ones in which the thermal expansion coefficient of the insulator 3 was varied.
  • the insulator 3 had cracks in the whole surface. This may be explained that the insulator 3 had a thermal expansion coefficient of less than 30 ⁇ 10 31 7 /° C., which differed from the thermal expansion coefficient of the aluminum (240 ⁇ 10 ⁇ 7 /° C.)used for the substrate so greatly that cracking occurred after the formation of the insulator. Such cracking causes leakage to occur, which is a problem in terms of reliability.
  • the sample 90 had cracking generated around the silicon particles 2 .
  • the cause of this is considered that the thermal expansion coefficient of the insulator exceeding 60 ⁇ 10 ⁇ 7 /° C. differed from the thermal expansion coefficient of the silicon particles 2 (26 ⁇ 10 ⁇ 7/° C.) so greatly that cracking occurred after the formation of the insulator.
  • the thermal expansion coefficient of the insulator should preferably be in the range of 30 ⁇ 10 ⁇ 7 /° C. to 60 ⁇ 10 ⁇ 7 /° C.
  • the softening point of the insulator 3 was varied.
  • the glassparticles did not completely melt at the baking temperature in the vicinity of 577° C. for joining the silicon particles 2 to the aluminum layer 1 a, and voids were generated. This is considered to be caused by the too high softening point of the insulator exceeding 5000° C.
  • the glassparticles melted and an insulator film was formed without generation of voids or cracks. From the results above, it has been understood that the softening point of the insulator is preferably below 500° C.
  • the sample 88 was made as follows: A 50 ⁇ m thick aluminum layer 1 a was formed on a substrate 1 including iron, on which p-type silicon particles 2 whose major particle size was 250 ⁇ m were densely deposited. Then, heat at a temperature in the vicinity of 577° C., which is the eutectic temperature of Al and Si, was applied so as to join the substrate 1 to the p-type silicon particles 2 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Energy (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Photovoltaic Devices (AREA)

Abstract

A method of manufacturing a photoelectric conversion device according to the present invention comprises the steps of: applying numerous glassparticles having a particle size before baking being 5 to 25% of that of crystalline semiconductor particles to a substrate having an electrode of one side; depositing the crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to 3 baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate have been joined together as well as an insulator has been interposed among the crystalline semiconductor particles. Accordingly, the photoelectric conversion device has good conversion efficiency and is manufactured at a low cost.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of The Invention [0001]
  • The present invention relates to a photoelectric conversion device using numerous crystalline semiconductor particles, and to a manufacturing method thereof. The photoelectric conversion device according to this invention is utilized suitably in solar cells. [0002]
  • 2. Description of The Related Art [0003]
  • Advent of a next-generation, low-cost solar cell that allows the quantity of silicon material to be small has been eagerly awaited. [0004]
  • Conventional photoelectric devices using crystalline semiconductor particles are shown in FIGS. [0005] 9-11.
  • FIG. 9 shows a structure disclosed in Japanese Unexamined Patent Publication No. S61-124179. In this photoelectric conversion device, a [0006] first aluminum foil 10 is provided with openings 10 a into which silicon balls 2 having n-type surface portions 9 on the surfaces of p-type balls are inserted. The n-type surface portions 9 of the silicone balls 2 projecting from the rear surface of the first aluminum foil 10 are then removed. An oxide layer 3 is formed on the rear surface side of the first aluminum foil 10, and then a second aluminum foil 8 is formed such that it eliminates the oxide layer 3 at parts covering the silicon particles so as to be joined to the silicon particles 2.
  • FIG. 10 shows a structure disclosed in Japanese Patent No. 2641800. In this photoelectric conversion device, a low-melting-[0007] point metal layer 11 such as a tin layer is formed on a substrate 1. First conductivity-type crystalline semiconductor particles 2 are deposited on the low-melting-point metal layer 11, on which a second conductivity-type amorphous semiconductor layer 7 is formed with an insulating layer 3 interposed between it and the low-melting-point metal layer 11.
  • FIG. 11 shows a structure in Japanese Patent Publication No. H8-34177 disclosing a method in which a high-melting-[0008] point metal layer 12, a low-melting-point metal layer 11, and semiconductor microcrystalline particles 13 are deposited on a substrate 1, and the semiconductor microcrystalline particles 13 are fused, saturated and gradually cooled so that the semiconductor is grown by liquid phase epitaxial growth, thereby transforming the semiconductor microcrystalline particles 13 into a polycrystalline thin film. In FIG. 11, the numeral 14 denotes the opposite conductivity-type polycrystalline or amorphous semiconductor layer, and the numeral 6 denotes a transparent conductive layer.
  • However, according to the photoelectric conversion device shown in FIG. 9, the [0009] first aluminum foil 10 needs to be formed with openings into which the silicon balls 2 are pressed so as to join the n-layer 9 of the silicon balls 2 to the aluminum foil 10. Therefore, evenness is required for the particle sizes of the silicon balls 2, which causes high manufacturing costs.
  • In addition, in the photoelectric conversion device shown in FIG. 10, since the [0010] insulator 3 is formed after securing the crystalline semiconductor particles 2 on the low-melting-point metal layer 11, the insulator 3 is formed not only on the low-melting-point metal layer 11 but also on the crystalline semiconductor particles 2. Accordingly, it is necessary to remove the insulator 3 on the crystalline semiconductor particles 2 before forming the amorphous semiconductor layer 7. The number of processes therefore increases necessitating stricter management of the cleaning process and the manufacturing environment, which leads to a high-cost production.
  • Also, the photoelectric conversion device shown in FIG. 11 has problems that the low melting-[0011] point metal 11 mixes into the first conductivity-type liquid phase epitaxial polycrystalline layer 13, thereby deteriorating the performance, and that the absence of insulator causes leakage to occur between the layer and the lower electrode 12.
  • BRIEF SUMMARY OF THE INVENTION
  • A primary object of the present invention is to provide a photoelectric conversion device having good conversion efficiency that can be manufactured at a low cost, and a manufacturing method thereof. [0012]
  • A method of manufacturing a photoelectric conversion device according to the present invention comprises the steps of: applying numerous glassparticles having a particle size before baking being 5 to 25% of that of crystalline semiconductor particles to a substrate having an electrode of one side; depositing the crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles(Claim 1). [0013]
  • According to this method of manufacturing a photoelectric conversion device, since the glassparticles are in the above-mentioned range in particle size, it is possible to apply the insulator to the substrate in a relatively uniform manner. In addition, when the crystalline semiconductor particles are pressed against the substrate, the glassparticles are ejected from between the substrate and the semiconductor particles such that the glassparticles slide into beside the semiconductor particles, so that an ohmic contact can be formed between the substrate and the semiconductor particles. [0014]
  • A photoelectric conversion device according to the present invention comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator is formed by baking a layer of glassparticles that has been applied to the substrate, the insulator comprising a filler having a particle size being 5 to 25% of that of the crystalline semiconductor particles (claim 4). [0015]
  • According to this photoelectric conversion device, even when the glassparticles are small in particle size, as long as the filler is in the above-mentioned range in particle size, the glassparticles are ejected along with the filler from between the substrate and the silicon particles to be located beside the silicon particles when the silicon particles are pressed against the substrate. [0016]
  • Another method of manufacturing a photoelectric conversion device according to the present invention comprises the steps of: applying numerous glassparticles including a filler dispersed therein to a substrate having an electrode of one side; depositing crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles (claim 7). [0017]
  • According to this method of manufacturing a photoelectric conversion device, the filler particles that have been dispersed within the glassparticles are dispersed homogeneously within the insulator layer by the melting of the glassparticles at the baking temperature. Accordingly, unevenness in thermal expansion coefficient in the insulator layer is lessened and generation of cracks caused by stress is prevented from occurring in the semiconductor particles. [0018]
  • In addition, another photoelectric conversion device according to the present invention comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator comprises a material having a thermal expansion coefficient in the range of 30 ×10[0019] 31 7/° C. to 60 ×1031 7/° C., and a softening point of 500° C. or below (claim 14).
  • According to this photoelectric conversion device, numerous crystalline semiconductor particles are deposited on a substrate and heated so that both of them are joined together by alloy portions where both of them are fused, and an insulator is interposed among the numerous crystalline semiconductor particles. The structure being as above, this invention allows for formation of a good insulator in which generation of defects such as cracks and voids is prevented, thereby providing a photoelectric conversion device with high reliability. [0020]
  • As has been discussed so far, by the method of manufacturing a photoelectric conversion device according to the present invention or by the photoelectric conversion device according to the present invention, it is possible to form a good insulator while contacting a substrate and semiconductor particles together. That is, it is not necessary to bore holes in the electrodes, and single conductivity-type semiconductor particles with low particle size accuracy can be used, as well as light incident on areas where the semiconductor particles are not present can be utilized. Furthermore, the insulator above can prevent current leaks from occurring between the semiconductor layer and the electrode of the substrate. [0021]
  • Accordingly, it is possible to achieve high conversion efficiency at a lower cost. [0022]
  • Furthermore, owing to the flexibility in shape, a photoelectric conversion device having little dependence on the light incidence angle can be provided by this invention. [0023]
  • Structural details of the present invention are hereinafter described referring to the accompanying drawings.[0024]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic sectional view of a photoelectric conversion device according to a first or a second embodiment of the present invention. [0025]
  • FIG. 2 is a schematic sectional view showing another photoelectric conversion device according to the first or the second embodiment of the present invention. [0026]
  • FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device according to the present invention when a semiconductor particle is pressed against a substrate before an insulator layer is baked. [0027]
  • FIG. 3B is a schematic sectional view showing partially the photoelectric conversion device according to the present invention after the insulator layer has been baked. [0028]
  • FIG. 4A is a schematic sectional view showing partially a photoelectric conversion device according to a comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked. [0029]
  • FIG. 4B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked. [0030]
  • FIG. 5A is a schematic sectional view showing partially a photoelectric conversion device according to another comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked. [0031]
  • FIG. 5B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked. [0032]
  • FIG. 6 is a schematic sectional view showing a photoelectric conversion device according to a third embodiment of the present invention. [0033]
  • FIG. 7 is a schematic sectional view showing another photoelectric conversion device according to the third embodiment of the present invention. [0034]
  • FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste forming an insulator. [0035]
  • FIG. 9 is a schematic sectional view of a conventional photoelectric conversion device. [0036]
  • FIG. 10 is a schematic sectional view of a conventional photoelectric conversion device. [0037]
  • FIG. 11 is a schematic sectional view of a conventional photoelectric conversion device.[0038]
  • DETAILED DESCRIPTION OF THE INVENTION 1. First Embodiment
  • FIGS. 1 and 2 illustrate an embodiment of the photoelectric conversion device according to the present invention, wherein the numerals denote parts as follows: [0039] 1: substrate, la: conductive layer, 2: first conductivity-type semiconductor particles, 3: insulator, 4: conductive layer, 5: protective layer
  • The [0040] substrate 1 comprises metal, ceramics, or resin. When the substrate 1 comprises an insulator such as ceramics or resin, a conductive layer 1 a needs to be formed on the substrate 1 as shown in FIG. 1. When metal is used for the substrate 1, the substrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers.
  • The first conductivity-[0041] type semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like added thereto.
  • The shapes of the [0042] semiconductor particles 2 may comprise polygons, curved surfaces or the like. Preferably, they should comprise curved surfaces, especially spherical shapes so that the semiconductor particles 2 efficiently push the insulator layer 3 aside when they are pressed from above the insulator layer 3 until they come into contact with the substrate 1 as mentioned later. Also, by having such convex surfaces, dependence on the light incidence angle can be small.
  • The particle sizes may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. Incidentally, the [0043] semiconductor particles 2 will be brought into sufficient contact with the substrate 1 even when the particle sizes are uneven by using a pressing jig made of a flexible material for pressing the semiconductor particles 2 from above the insulator layer 3.
  • In addition, the [0044] semiconductor particle 2 are not limited to the single conductivity-type semiconductor particles mentioned above, but may be p-type semiconductor particles having surface layers including a n-type impurity such as P and As, or n-type semiconductor particles having surface layers comprising Si, Ge, and a p-type impurity such as B, AL, and Ga.
  • The [0045] insulator 3 is formed for separating the positive electrode from the negative electrode. The main material for the insulator may be, for example, SiO2, B2O3, Al2O3, CaO, MgO, P2O5, Li2O, SnO, PbO, ZnO, BaO and the like. A paste of glassparticles composed mainly of one or a plurality of the materials above is used. The insulator 3 needs to have some degree of hardness or viscosity when placed on the substrate 1 so as to temporarily hold the semiconductor particles 2 pressed thereinto.
  • The “main material” here refers to a material that fuses at the heat treatment temperature losing its initial shape, and hardens by cooling so as to form a glass structure of the insulating [0046] layer 3. On the other hand, the “filler”, which will be explained later, refers to a material or particles that do not fuse at the heat treatment temperature almost holding the initial shape, and remain within the glass structure of the insulating layer being mixed therein.
  • The [0047] insulator 3 forms the insulator layer 3 as well as partly covers the semiconductor particles 2 by melting when baked at a temperature applied thereto for creating an ohmic junction between the substrate 1 and the semiconductor particles 2 as mentioned later.
  • What is important here is that the [0048] insulator 3 is applied to the substrate 1 before pressing the semiconductor particles 2 against the substrate 1 and heating them, and that the insulator 3 is pushed aside while the semiconductor particles 2 are pressed against the substrate 1. In this way, the semiconductor particles 2 can be joined to the substrate 1 without having their upper surfaces covered with the insulator 3 nor being contaminated. Accordingly, mechanical treatments after the joining such as grinding the surfaces of the semiconductor particles 2 are no longer necessary.
  • FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste for forming an insulator. In the particle size distribution curve, a particle size at which particles having a particle size not more than that particle size account for 5% of the entire particles is indicated as R(5%). The particle size R(5%) is preferably be selected so as to be in the range of 5 to 25% of the average particle size of the [0049] semiconductor particles 2.
  • When the [0050] semiconductor particles 2 are pressed against the substrate 1 so as to be in contact with the substrate 1, glassparticles with a particle size R(5%) less than 5% of the average particle size of the semiconductor particles 2 are too small to be ejected from between the substrate 1 and the semiconductor particles 2 so as to be located beside the semiconductor particles 2, and therefore remain between the substrate 1 and the semiconductor particles 2. The remaining glass material makes it impossible to form an ohmic junction between the substrate 1 and semiconductor particles 2.
  • On the other hand, when the particle size R(5%) exceeds 25% of the average particle size of the [0051] semiconductor particles 2, all the glassparticles have too large particle sizes to apply the insulator evenly to the substrate.
  • In order to remedy the problems above, the particle size R(5%) of the glass material is regulated so as to be in the range of 5 to 25% of the average particle size of semiconductor particles. Accordingly, the insulator can be applied on the substrate in a relatively even manner, and when the [0052] semiconductor particles 2 are pressed against the substrate, the glassparticles are ejected from between the substrate 1 and the semiconductor particles 2 and slide into beside the semiconductor particles 2 so that the substrate 1 and the semiconductor particles 2 can contact with each other, thereby forming an ohmic junction.
  • Meanwhile, it is also possible to disperse a filler in the [0053] insulator 3. The filler is a material that does not melt into the main material when the main material is baked and holds the initial shape, which comprises one or a plurality of materials selected from among SiO2, Al2O3, CaO, MgO, TiO2, ZrO2, Si3N4, AlN and the like.
  • In the particle size distribution curve of a filler, a particle size at which particles having a particle size not more than that particle size account for 5% of the entire particles is indicated as R[0054] F (5%). In order to have a filler contained in such a manner, the particle size RF (5%) is preferably selected so as to be in the range of 5 to 25% of the average particle size of the semiconductor particles 2. In this way, a similar effect can be attained in the joining even when the particle size R(5%) of the glass material is below 5% of the average particle size of the semiconductor particles 2. This may be explained that the glassparticles are ejected together with the filler being ejected.
  • The [0055] conductive layer 4 shown in FIGS. 1 and 2 comprises a second conductivity-type semiconductor conductive layer comprising Si and Ge and/or a transparent conductive layer.
  • The second conductivity-type semiconductor conductive layer is formed by the vapor phase growth method or the like, in which, for example, a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound. The semiconductor layer may be crystalline, amorphous, or mixture of crystalline and amorphous. Since a crystalline conductive layer or a crystalline-amorphous mixed conductive layer has light transmittance higher than that of an amorphous conductive layer, the film thickness thereof can be increased. In addition, since the material used for such a crystalline conductive layer or a crystalline-amorphous mixed semiconductor layer is more stable than that for an amorphous semiconductor layer, they are expected to have higher reliability. [0056]
  • The transparent conductive layer is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO[0057] 2, In2O3, ITO, ZnO, TiO2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal layer. The transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose.
  • A part of the incident light passes through the [0058] conductive layer 4 at areas where the semiconductor particles 2 are not present, and is reflected by the substrate 1 and directed at the semiconductor particles 2. This enables the light energy being transmitted in the whole photoelectric conversion device to be efficiently transmitted to the semiconductor particles 2.
  • In addition, since the second conductivity-type [0059] semiconductor conductive layer 4 also serves as an electrode, it is not necessary to additionally form a transparent conductive film. The manufacturing process is thus simplified allowing further cost reduction. In this sense, a second conductivity-type semiconductor conductive layer is preferred as the conductive layer 4 to be directly formed on the surfaces of the crystalline semiconductor particles 2. If a transparent conductive film is formed as an electrode on defective portions generated during the formation of a second conductivity-type semiconductor conductive layer, leakage will occur between the transparent conductive film and the semiconductor particles 2 located under such defective portions. Also from this point of view, it is preferred that such a transparent conductive film is not formed.
  • In order to secure good conductivity, the concentration of the microelement in the [0060] semiconductor layer 4 is preferably, for example, from 1 ×1016 to 1 ×1021 atm/cm3.
  • Furthermore, it is desirable that the second conductivity-type [0061] semiconductor conductive layer 4 is formed along the surfaces of the semiconductor particles 2 so that the PN-junction is formed in the vicinity of the surface where the light is incident as well as along the convex contours of the semiconductor particles 2. A wide area is made available for the PN-junction by forming the second conductivity-type semiconductor conductive layer 4 along the convex contours of the semiconductor particles 2 so that carriers generated inside the semiconductor particles 2 can be collected efficiently.
  • When the [0062] semiconductor particles 2 have upper surface regions of which conductivity type is opposite to the conductivity type of their central portions, it is not necessary to form a second conductivity-type semiconductor conductive layer. However, in such a case, a transparent conductive layer needs to be formed as the conductive layer 4.
  • It is desirable for the [0063] protective film 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO2-TiO2, tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on the conductive layer 4. The protective film 5 needs to be a transparent dielectric because transparency is necessary for a protective film being in contact with the surface where the light is incident, and leakage to the semiconductor particles 2 located under defective portions of the conductive layer 4 should be prevented from occurring. Incidentally, optimizing the thickness of the protective film 5 will enable it to function as an antireflection film.
  • Moreover, it is also possible to provide a patterned electrode comprising fingers and bus bars at regular intervals on the [0064] conductive layer 4 or on the protective film 5 so as to lower the series resistance, thereby improving the conversion efficiency.
  • EXAMPLE 1.1
  • Now, an example of the present invention is described. [0065]
  • A photoelectric conversion device having the structure shown in FIG. 1 was fabricated. An aluminum layer l[0066] a was formed 50 μm thick on a substrate 1 including iron, on which an insulator 3 was formed such that its thickness after baking was nearly a half the particle size of silicon particles 2.
  • For the insulator, glassparticles of SiO[0067] 2 ·B2O3 ·PbO system mixed with a binder and a solvent were used. Insulators containing a filler were also used in a part of the example.
  • P-[0068] type silicon particles 2 were densely deposited on the insulator 3 and pressed into the insulator 3 until they came into contact with the aluminum layer la. The diameter of the p-type silicon particles 2 was varied between two sizes.
  • Then, heat at a temperature higher than 577° C. was applied so that the [0069] insulator 3 was fused and the silicon particles 2 were joined to the aluminum layer la.
  • After carrying out the steps above, the joining condition between the [0070] silicon particles 2 and the aluminum layer la was checked. A result of the observation is shown in Table 1.
  • In Table 1, the particle size of the glassparticles refers to the aforementioned particle size R(5%), and the particle size of the filler refers to the particle size R[0071] F (5%). The “glass particle size ratio (%)” represents [particle size R(5%)/average particle size of silicon particles].
  • Samples 1-20 correspond to an embodiment of the present invention. [0072]
    TABLE 1
    Glass Filler
    Silicon particle particle
    Sample particle Glassparticle size Filler size (μ Joined or
    No. size (mm) size (μm) ratio (%) material m) not?
    1 0.98 51.1 5.2 Yes
    2 0.98 62.3 6.4 Yes
    3 0.98 87.7 8.9 Yes
    4 0.98 102.2 10.4 Yes
    5 0.98 205.1 20.9 Yes
    6 0.98 241.2 24.6 Yes
    7 0.98 51.1 5.2 SiO2 51.1 Yes
    8 0.98 51.1 5.2 Al2O3 51.1 Yes
    9 0.98 51.1 5.2 CaO 51.1 Yes
    10 0.98 51.1 5.2 MgO 51.1 Yes
    11 0.98 51.1 5.2 TiO2 51.1 Yes
    12 0.98 51.1 5.2 Steatite 51.1 Yes
    13 0.98 51.1 5.2 Zircon 51.1 Yes
    14 0.98 51.1 5.2 Cordierite 51.1 Yes
    15 0.98 62.3 6.4 SiO2 62.3 Yes
    16 0.98 241.2 24.6 SiO2 241.2  Yes
    17 0.68 35.4 5.2 Yes
    18 0.68 44.0 6.5 Yes
    19 0.68 145.5 21.4 Yes
    20 0.68 176.0 25.8 Yes
    21 0.98 4.2 0.04 No
    22 0.98 35.4 3.6 No
    23 0.98 44.0 4.5 No
    24 0.98 290.8 29.7 Yes
    25 0.98 290.8 29.7 SiO2 290.8  Yes
    26 0.68 4.2 0.06 No
    27 0.68 30.3 4.5 No
    28 0.68 205.1 80.2 Yes
  • In the samples 21-23 where [0073] silicon particles 2 having a particle size of 0.98 mm were used, the glass particle size ratios were below 5%. In these samples, when the silicon particles 2 were pressed, the glassparticles between the aluminum layer la and the silicon particles 2 were not thoroughly ejected and remained between the aluminum layer la and the silicon particles 2, therefore the joining was impossible.
  • In the cases of samples [0074] 24 and 28 where the glass particle size ratios exceeded 25%, the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2, and the joining was accomplished. However, due to the excessively large particle size of the glassparticles, the coating of the insulator 3 was not evenly formed.
  • As for the samples 1-6 where the glass particle size ratios were within the range of 5 to 25%, the coating of the [0075] insulator 3 was evenly formed, as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 in each case, so that they had good joining conditions.
  • The samples [0076] 7-16, each of which included a filler whose particle size RF was in the range of 5 to 25% of the average particle size of the silicon particles 2, had good joining conditions similarly to the samples 1-6.
  • The coating of the insulator was not evenly formed in the sample 25 similarly to the sample [0077] 24.
  • In the cases of the samples [0078] 26 and 27 where silicone particles with a particle size of 0.68 mm were used, the glassparticles between the aluminum layer 1 a and the silicon particles 2 were not thoroughly ejected and the joining conditions were not good similarly to the samples 21-23.
  • On the other hand, in the samples [0079] 17-20 where silicon particles 2 having a particle size of 0.68 mm were used, the coating of the insulator 3 was evenly formed, as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2, they therefore had good joining conditions as in the samples 1-6.
  • It has been understood from the results above that preferred particle size R(5%) of the glassparticles and the particle size R[0080] F (5%) of the filler are in the range of 5 to 25% of the average particle size of the silicon particles 2.
  • Incidentally, the same effect was observed in the case of using a single-layered substrate including aluminum (See FIG. 2.) for the [0081] substrate 1.
  • EXAMPLE 1.2
  • Furthermore, in order to find out relation between the particle size of glassparticles and that of filler, each sample listed in Table 2 was checked out in terms of rate of successful joining, in which 50 [0082] silicon particles 2 were used.
    TABLE 2
    Glass Filler
    Silicon particle particle size Rate of
    Sample particle size size Glass particle Filler Filler particle ratio successful
    No. (mm) (μm) size ratio (%) material size (μm) (%) joining (%)
    7 0 98 51 1 5 2 SiO2 51 1 5 2 100
    29 0 98 30 3 4 5 SiO2 62 3 6 4 92
    30 0 98  4 2  0 06 SiO2 51 1 5 2 74
    31 0 98  4 2  0 06 SiO2 30 3 4 5 8
    23 0 98 44 0 4 5 28
  • In Table 2, the “filler particle size ratio (%)” fers to [filler particle size R[0083] F (5%)/average particle size of silicone particles].
  • The rate of successful joining was 100% in the [0084] sample 7, while it was over 60% in each of the samples 29 and 30. The reason for this is considered that even when the glassparticles were small, as long as the filler particles were large, the glassparticles were ejected along with the filler being ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 when the silicon particles 2 were pressed against the aluminum layer 1 a.
  • Meanwhile, in the case of the sample [0085] 23 including only glassparticles whose particle size ratio was below 5%, the rate of successful joining was 28%, which meant that ejection of the glassparticles from between the aluminum layer 1 a and the silicon particles 2 was insufficient.
  • In the [0086] sample 31 where the particle size ratio of the glassparticles and that of the filler were both below 5%, the rate of successful joining was the lowest 8%, which revealed that ejection of the glassparticles from between the aluminum layer 1 a and the silicon particles 2 was insufficient.
  • Accordingly, it has been understood that the effect on the joining can still be expected even when the particle size ratio of the glassparticles is less than 5% as long as the particle size ratio of the filler is more than 5%. [0087]
  • 2. Second Embodiment
  • The structure of a photoelectric conversion device according to the second embodiment of the present invention is shown in FIGS. 1 and 2. A [0088] substrate 1, a conductive layer 1 a, a first conductivity-type semiconductor particles 2, a conductive layer 4, and a protective film 5 shown in FIGS. 1 and 2 correspond to those in the first embodiment. Explanation of these is therefore omitted.
  • Also, in the same manner as explained referring to the first embodiment, the [0089] insulator 3 is applied to the substrate 1 before pressing the semiconductor particles 2 against the substrate 1 and heating them, the fused insulator 3 is pushed aside when the semiconductor particles 2 are pressed against the substrate 1 so as to form an ohmic junction between the substrate 1 and the semiconductor particles 2, and the fused insulator 3 forms an insulator layer 3 so as to partially cover the semiconductor particles 2 in this embodiment.
  • Unlike in the first embodiment, it is essential for the [0090] insulator 3 to include a filler in this second embodiment. The main material of the insulator 3 comprises, for example, SiO2, B2O3, Al2O3, CaO, MgO, P2O, SnO, PbO, ZnO, BaO and the like. A paste of glassparticles comprising one or a plurality of these materials as the main component is used.
  • The filler does not melt into the main material holding its initial shape when the main material is baked, and comprises one or a plurality of materials such as SiO[0091] 2, Al2O3, CaO, MgO, TiO2, ZrO2, Si3N4, AlN and the like.
  • The relation between the glassparticles and the filler is hereinafter described. [0092]
  • FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device when a [0093] semiconductor particle 2 is pressed against a substrate 1 before an insulator 3 is baked, and FIG. 3B is a schematic sectional view of the same after the insulator 3 has been baked. Glassparticles are denoted by 31, and filler particles dispersed within the glassparticles are denoted by 32.
  • The [0094] filler particles 32 having a particles size smaller than that of the glassparticles 31 are baked together with the main material and then crushed so as to form glassparticles 31 having the filler particles 32 dispersed therein.
  • By using [0095] such glassparticles 31, when the semiconductor particle 2 is pressed against the substrate 1 so as to be contacted therewith, the glassparticles 31 are ejected from between the substrate 1 and the semiconductor particle 2 to be located beside the semiconductor particle 2 enabling ohmic junction to be formed at the temperature of baking carried out thereafter. In addition, since the glassparticles 31 melt at the baking temperature, the filler particles 32 that have been dispersed within the glassparticles 31 are evenly dispersed inside the insulator layer 3 (See FIG. 3B). This reduces unevenness in thermal expansion coefficient, thereby preventing the semiconductor particle 2 from cracking due to stress.
  • When an [0096] insulator 3 is formed by mixing glassparticles 31 without including a filler with filler particles 32 having a particle size smaller than that of the glassparticles 31 as shown in FIG. 4A, due to the too small particle size of the filler, there are cases where the filler particles 32 are not thoroughly ejected from between the substrate 1 and the semiconductor particles 2 to be located beside the semiconductor particles 2 and remain between the substrate 1 and the semiconductor particles 2, hindering the substrate 1 from contacting with the semiconductor particles 2 (Refer to FIG. 4B).
  • Meanwhile, when the particle size R[0097] F (5%) of the filler is 10 μm or less, unevenness in thermal expansion coefficient is reduced. However, when it exceeds 10μm, cracks 6 are generated in the semiconductor particles 2 due to stress caused by unevenness in thermal expansion coefficient.
  • As shown in [0098] 5A, when an insulator 3 is formed by mixing glassparticles 33 with filler particles 34 having a particle size as large as that of glassparticles 33, unevenness in thermal expansion coefficient is generated after baking, which causes semiconductor particles 2 to have cracks 6 due to stress (See FIG. 5B).
  • EXAMPLE 2
  • Now, another example of the photoelectric conversion device according to the present invention is described. [0099]
  • A photoelectric conversion device as shown in FIG. 1 was fabricated. A 50 m [0100] thick aluminum layer 1 a was formed on a substrate 1 including iron, to which an insulator 3 was applied such that the thickness thereof after baking became nearly a half of the particle size of the silicon particles 2.
  • For the [0101] insulator 3, glassparticles of Sio2 B203 PbO system mixed with a binder and a solvent were used. The material for the insulator 3 was varied according to the case.
  • Regarding the manner of mixing a filler, a manner in which fine particles of a filler are dispersed within glassparticles is referred to as “within particles”, while a manner in which a filler is dispersed outside glassparticles is referred to as “outside particles”. [0102]
  • P-[0103] type silicon particles 2 were densely disposed on the insulator 3 and pressed into the insulator 3 so as to be contacted with the aluminum layer 1 a. The diameter of the p-type silicon particle 2 was varied between two sizes.
  • Then, heat at a temperature higher than 577° C. was applied so that the [0104] insulator 3 was fused and the silicon particles 2 were joined to the aluminum layer 1 a.
  • After going through the steps above, the joining condition between the [0105] silicon particles 2 and the aluminum layer 1 a, and cracking due to stress in the silicon particles 2 were checked. A result of the observation is shown in Table 3. Samples 41-63 correspond to an embodiment of the present invention.
    TABLE 3
    Silicon Glass
    Sample particle size particle size Glass particle Filler particle
    No. (mm) (μm) size ratio (%) Filler material size (μm) A B C
    41 0 98 51 1 5 2 Al2O3 4 2 IN Yes No
    42 0 98 62 3 6 4 Al2O3 4 2 IN Yes No
    43 0 98 87 7 8 9 Al2O3 4 2 IN Yes No
    44 0 98 102 2  10 4  Al2O3 4 2 IN Yes No
    45 0 98 205 1  20 9  Al2O3 4 2 IN Yes No
    46 0 98 241 2  24 6  Al2O3 4 2 IN Yes No
    47 0 98 51 1 5 2 Al2O3 1 1 IN Yes No
    48 0 98 51 1 5 2 Al2O3 9 7 IN Yes No
    49 0 98 51 1 5 2 SiO2 3 3 IN Yes No
    50 0 98 51 1 5 2 CaO 2 8 IN Yes No
    51 0 98 51 1 5 2 MgO 4 5 IN Yes No
    52 0 98 51 1 5 2 TiO2 4 3 IN Yes No
    53 0 98 51 1 5 2 Si3N4 4.0 IN Yes No
    54 0 98 51 1 5 2 AlN 4 1 IN Yes No
    55 0 98 51 1 5 2 Steatite 5 1 IN Yes No
    56 0 98 51 1 5 2 Zircon 3 1 IN Yes No
    57 0 98 51 1 5 2 Cordierite 5 3 IN Yes No
    58 0 68 35 4 5 2 Al2O3 4 2 IN Yes No
    59 0 68 44 0 6 5 Al2O3 4 2 IN Yes No
    60 0 68 145 5  21.4  Al2O3 4 2 IN Yes No
    61 0 68 176 0  25 8  Al2O3 4 2 IN Yes No
    62 0 68 44 0 6 5 Al2O3 1 1 IN Yes No
    63 0 68 44 4 6 5 Al2O3 9 7 IN Yes No
    64 0 98 51 1 5 2 Al2O3 4 2 OUT No No
    65 0 98 51 1 5 2 Al2O3 51 1  OUT Yes Yes
    66 0 98 35 4 3 6 Al2O3 4 2 IN No No
    67 0 98 44 0 4 5 Al2O3 4 2 IN No No
    68 0 98 290 8  29 7  Al2O3 4 2 IN No No
    69 0 98 51 1 5 2 Al2O3 12 2  IN Yes Yes
    70 0 68 35 4 5 2 Al2O3 4 2 OUT No No
    71 0 68 35 4 5 2 Al2O3 35 4  OUT Yes Yes
    72 0 68 30 3 4 5 Al2O3 4 2 IN No No
    73 0 68 205 1  30 2  Al2O3 4 2 IN No No
    74 0 68 44 0 6 5 Al2O3 12 2  IN Yes Yes
  • In the samples [0106] 66 and 67 where silicon particles 2 having a particle size of 0.98 mm were used, the glass particle size ratios R (5%)were below 5% of the average particle size of the silicon particles 2. In these samples, when the silicon particles 2 were pressed, the glassparticles were not thoroughly ejected and remained between the aluminum layer 1 a and the silicon particles 2, for which joining was impossible.
  • In the case of the sample [0107] 68 where the glass particle size ratio exceeded 25%, the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2, and joining was accomplished. However, due to the excessively large particle size of the glassparticles, the coating of the insulator 3 was not evenly formed.
  • As for the samples [0108] 41-46 where the glass particle size ratios were within the range of 5 to 25%, the coating of the insulator 3 was evenly formed, as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2, so that they had good joining conditions (FIG. 3B).
  • In the samples [0109] 49-57 each of which included a filler whose particle size ratio was within the range of 5 to 25%, the joining conditions were as good as those in the samples 41-46.
  • In the case of the sample [0110] 64 where fine particles of a filler were dispersed outside the glassparticles, the filler particles were not thoroughly ejected and remained between the aluminum layer 1 a and the silicon particles 2, for which the joining condition was not good (See FIG. 4b).
  • As for the sample [0111] 65 where filler particles having a particle size as large as that of the glassparticles were used, the glassparticles and filler particles were ejected from between the aluminum layer la and the silicon particles 2 to be located beside the silicon particles 2, so that the joining condition was good. However, cracks 6 were generated in the silicon particles 2 after the baking (See FIG. 5B). This may be explained that unevenness was generated in thermal expansion coefficient of the insulator due to the large filler particles, which generated stress that caused generation of the cracks.
  • In the cases of the samples [0112] 70 and 72 where silicone particles with a particle size of 0.68 mm were used, the glassparticles or the filler particles were not thoroughly ejected and remained between the aluminum layer 1 a and the silicon particles 2 as in the samples 64, 66, and 67, for which joining was impossible (FIG. 4B).
  • In the sample [0113] 73 where the particle size ratio of the glassparticles exceeded 25%, due to the too large particle size, the coating of the insulator was not evenly formed similarly to the case of sample 68.
  • As for the samples [0114] 58-61, similarly to the samples 41-46, the coating of the insulator was formed in a relatively even manner as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2, by which joining was accomplished in a good condition in each of the samples (See FIG. 3B).
  • In the case of the sample [0115] 71 where filler particles having a particle size as large as that of the glassparticles were used, although joining was accomplished in a good condition, cracks 6 were generated in the silicon particles 2 after the baking as in the case of the sample 65 (See FIG. 5B).
  • When the particle size R[0116] F (5%) of the filler to be dispersed within the glassparticles was below 10μm as in the samples 47, 48, 62, and 63, cracking did not occur in the silicon particles 2 after the baking and joining was accomplished in a good condition. However, when the particle size RF (5%)exceeded 10μm as in the samples 69 and 74, cracking occurred in the silicon particles 2, although it was little.
  • The above-described results have revealed that a good joining condition can be obtained when the particle size R(5%) of the glassparticles is in the range of 5 to 25% of the average particle size of the [0117] silicon particles 2, and that by dispersing a filler comprising fine particles whose particle size RF (5%) is less than 10 μm within the glassparticles, generation of unevenness in thermal expansion coefficient is reduced so that cracking is prevented from occurring in the silicon particles 2.
  • Incidentally, similar effects were observed when a single-layered substrate comprising aluminum (FIG. 2) was used. [0118]
  • 3. Third Embodiment
  • FIGS. 6 and 7 illustrate photoelectric conversion devices according to the third embodiment of this invention. [0119]
  • In FIGS. 6 and 7, the numerals denote parts as follows: [0120] 1: substrate, 1 a: conductive layer, 2: crystalline semiconductor particle, 3: insulator comprising glass material, 4: semiconductor layer, 5: protective layer, 15: joint between the substrate 1 and the crystalline semiconductor particle 2
  • The [0121] substrate 1 comprises metal, ceramics or resin. When the substrate 1 comprises an insulator such as ceramics or resin, a conductive layer 1 a needs to be formed on the substrate 1 as shown in FIG. 7. When metal is used for the substrate 1, the substrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers.
  • The [0122] crystalline semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga, or a n-type impurity such as P, As, and the like added thereto. The alloy portion 15 is formed in such a manner that with the substrate 1 and the crystalline semiconductor particles 2 being in contact with each other, baking is carried out at a temperature higher than 577° C., which is the eutectic temperature of Al and Si. The alloy portion 15 is a region where Al, the material of the substrate 1, and the material of the crystalline semiconductor particle 2 in the part being in contact with the substrate 1 melt together. In the first conductive-type region in contact with the alloy portion 15, Al, the material of the substrate 1, is diffused, and a highly concentrated impurity layer (for example, p+layer) is formed.
  • When forming a conductive diffusion region is simply aimed at, it is achieved by heating at a temperature below 577° C., which is the eutectic temperature of Al and Si. However, in such a case, the connection between the [0123] substrate 1 and the crystalline semiconductor particles 6 is so weak that the crystalline semiconductor particles 6 leave the substrate 1, which makes it impossible for the device to maintain the structure as a solar cell.
  • The particle sizes of the [0124] crystalline semiconductor particles 2 may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. In addition, providing the crystalline semiconductor particles 2 with convex surfaces reduces dependence on the light incidence angle.
  • Preferably, the particle size of the [0125] particles 2 should be in the range of 10-500 μm. At particle sizes less than 10 μm, the crystalline semiconductor particles 2 completely melt when joined to the substrate 1, thus causing leakage between the particles 2 and the semiconductor layer 4 disposed thereon. Also, using semiconductor particles with diameters exceeding 5009 μm makes no difference in the amount of the semiconductor material to be used from the amount used in conventional flat plate photoelectric conversion devices, which neutralizes the material-saving advantage of using spherical particles.
  • The [0126] crystalline semiconductor particle 2 may comprise a peripheral portion comprising a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like.
  • The [0127] insulator 3 comprises an insulating material for separating the positive electrode from the negative electrode. The characteristics of the insulating material should be such that the thermal expansion coefficient is from 30 ×1031 7 /°C. to 60 ×1031 7 /20 C. and the softening point is below 500° C. When the thermal expansion coefficient is below 30 ×1031 7, the difference in thermal expansion coefficient between the insulator and the substrate comprising aluminum (the thermal expansion coefficient of aluminum: 240 ×1031 7 /° C.) is so great that cracks are generated in the surface of the insulator 3 after the formation thereof. When the thermal expansion coefficient exceeds 60 ×10−7 /° C. the difference in thermal expansion coefficient between the insulator and the crystalline semiconductor particles 2 (for example, the thermal expansion coefficient of Si is 26 ×10−7 /° C. ) is SO great that cracks are generated in the crystalline semiconductor particles 2 and the insulator 3 around them. Regarding the softening point, it is necessary for the insulator not to melt or be decomposed at the temperature for forming the semiconductor layer. In addition, when the softening point exceeds 500° C., the insulating material does not melt at a temperature around 577° C., which is the temperature for joining the substrate 1 to the crystalline semiconductor particles 2, and defects such as voids are generated, so that the insulator fails to cover the exposed surface of the substrate 1 and is unable to function as an insulator. Accordingly, the softening point should preferably be in the range of 200-500° C. in consideration of the temperature for forming an amorphous semiconductor layer, and more desirably, it should be in the range of 350-500° C. in consideration of the temperature for forming a semiconductor layer comprising a mixture of amorphous and crystalline semiconductors.
  • The material for the [0128] insulator 3 may be of any kind that satisfies above mentioned conditions, which is, for example, a single glass material for low-temperature firing mainly comprising materials selected arbitrarily from among SiO2, B2 0 3, Al2O3, CaO, MgO, P2O5, Li2O, SnO2, PbO, ZnO, BaO, TiO2 and the like, or a material having a filler combined therewith in which the filler comprises one or a plurality of the materials listed above. The insulator 3 may be formed simultaneously with the joining of the numerous crystalline semiconductor particles 2 deposited on the substrate 1 to the substrate 1, or after the joining. Or, the surface after the formation of the insulator may be treated by etching or the like.
  • The [0129] semiconductor layer 4 comprises, for example, Si, and is formed by the vapor growth method in which a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound. The semiconductor may be crystalline, amorphous, or mixture of crystalline and amorphous. However, in view of light transmittance, the semiconductor should preferably be crystalline or mixture of crystalline and amorphous. Concerning the light transmittance, a part of the incident light passes through the semiconductor layer 4 at areas where the crystalline semiconductor particles 3 are not present, and is reflected by the substrate 1 located below the layer and directed at the semiconductor particles 2 so that the light energy being transmitted in the whole photoelectric conversion device is efficiently transmitted to the crystalline semiconductor particles 2.
  • Regarding the conductivity, the concentration of the microelement in the [0130] semiconductor layer 4 may be high, which is, for example, from 1 ×1016 to 1 ×1021 atm/cm3.
  • In addition, the [0131] semiconductor layer 4 is preferably formed along the surfaces of the crystalline semiconductor particles 2 as well as along the convex contours of the crystalline semiconductor particles 2. A wide area is made available for the PN-junction by forming the semiconductor layer 4 along the convex contours of the crystalline semiconductor particles 2 so that carriers generated inside the crystalline semiconductor particles 2 can be collected efficiently. Incidentally, when the crystalline semiconductor particles 2 comprise peripheral portions including a n-type impurity such as P and As, or a p-type impurity such as B, Al, and Ga, the semiconductor layer 4 may be omitted and instead, a transparent conductive layer that is mentioned later may be formed over the semiconductor particles.
  • A transparent conductive layer, which serves as the electrode of the other side, may be formed on the [0132] semiconductor layer 4. It is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO2, In2O3, ITO, ZnO, TiO2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal film. The transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose. Meanwhile, it is necessary for the transparent conductive layer to be transparent so that a part of the incident light passes through the transparent conductive layer at areas where the crystalline semiconductor particles 2 are not present and reflected by the substrate 1 and directed to the crystalline semiconductor particles 2. This enables the light energy being transmitted in the whole photoelectric conversion device to be efficiently transmitted to the crystalline semiconductor particles 2. Furthermore, the transparent conductive layer should preferably be formed along the surface of the semiconductor layer 4 or the surfaces of the crystalline semiconductor particles 2 as well as along the convex contours of the crystalline semiconductor particles 2. A wide area will be made available for the PN-junction by forming the transparent conductive layer along the convex contours of the crystalline semiconductor particles 2 so that carriers generated within the crystalline semiconductor particles 2 can be collected efficiently.
  • Also, it is possible to form a [0133] protective layer 5 on the semiconductor layer 4 or the transparent conductive layer. It is desirable for the protective layer 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO2-TiO2, tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on the semiconductor layer 4 or the conductive layer 6. The protective layer 5 needs to be transparent because it is in contact with the surface where the light is incident. Also, the protective layer 5 needs to be a dielectic for preventing leakage from occurring between the semiconductor layer 4 or the conductive layer 6 and the outside thereof. Incidentally, optimizing the thickness of the protective layer 5 will enable it to function as an antireflection film.
  • Moreover, in order to lower the series resistance, it is also possible to provide a patterned electrode (the other electrode) comprising fingers and bus bars at regular intervals on the [0134] semiconductor layer 4 or on the conductive layer 6 so as to directly or indirectly connect it to the semiconductor layer 4, thereby improving the conversion efficiency.
  • EXAMPLE 3
  • Samples [0135] 81-91 were prepared by the following procedure.
  • A 50μm [0136] thick aluminum layer 1 a was formed on a substrate 1 including iron. An insulator 3 was formed by using a single glass material for low-temperature firing mainly comprising a material selected arbitrarily from among SiO2, B2O3, Al2O3, CaO, MgO, P2O5, Li2O, SnO2, PbO, ZnO, BaO, TiO2 and the like, or pasted glassparticles having a filler combined therewith that comprised one or a plurality of materials listed above, and was applied to the aluminum layer 1 a such that the thickness of the insulator 3 after baking became nearly a half of the particle size of the silicon particles 2. P-type silicon particles 2 whose major particle size was 250μm were densely deposited on the insulator 3 and pressed thereinto until they came into contact with the aluminum layer 1 a. Then, heat at a temperature in the vicinity of 577° C. was applied so that the insulator was fused and the silicon particles 2 were joined to the aluminum layer 1 a.
  • Through the steps above, samples were fabricated (five pieces for each) by varying the material of the [0137] insulator 3, and whether cracking due to stress occurred in the silicon particles 2 or the insulator 3, and the melting state of the insulator 3 were checked. The result is shown in Table 4. Samples 81-88 correspond to an embodiment of this invention.
    TABLE 4
    Sample Thermal expansion Softening point
    No. coefficient (× 10−7/° C.) (° C.) Generation of cracks Melting state of insulator
    81 32 410 None Melted
    82 41 390 None Melted
    83 51 390 None Melted
    84 60 398 None Melted
    85 56 353 None Melted
    86 54 450 None Melted
    87 51 490 None Melted
    88 41 390 None Melted
    89 28 450 Generated all over the Melted
    insulator
    90 65 400 Generated around the Melted
    silicon particles
    91 47 515 None Not melted
  • The samples [0138] 81-84, 89 and 90 are ones in which the thermal expansion coefficient of the insulator 3 was varied.
  • In the sample [0139] 89, although the insulator 3 was fused, it had cracks in the whole surface. This may be explained that the insulator 3 had a thermal expansion coefficient of less than 30 ×1031 7/° C., which differed from the thermal expansion coefficient of the aluminum (240 ×10−7/° C.)used for the substrate so greatly that cracking occurred after the formation of the insulator. Such cracking causes leakage to occur, which is a problem in terms of reliability.
  • The sample [0140] 90 had cracking generated around the silicon particles 2. The cause of this is considered that the thermal expansion coefficient of the insulator exceeding 60 ×10−7 /° C. differed from the thermal expansion coefficient of the silicon particles 2 (26 ×10−7/° C.) so greatly that cracking occurred after the formation of the insulator.
  • On the other hand, no cracking occurred in the samples [0141] 81-84 and the glassparticles melted so that an insulator film was duly formed. The results shown above have revealed that the thermal expansion coefficient of the insulator should preferably be in the range of 30 ×10−7/° C. to 60 ×10−7/° C.
  • In the samples [0142] 85-87, and 91, the softening point of the insulator 3 was varied. In the sample 91, the glassparticles did not completely melt at the baking temperature in the vicinity of 577° C. for joining the silicon particles 2 to the aluminum layer 1 a, and voids were generated. This is considered to be caused by the too high softening point of the insulator exceeding 5000° C. On the other hand, in the samples 85-87, the glassparticles melted and an insulator film was formed without generation of voids or cracks. From the results above, it has been understood that the softening point of the insulator is preferably below 500° C.
  • Meanwhile, the sample [0143] 88 was made as follows: A 50 μm thick aluminum layer 1 a was formed on a substrate 1 including iron, on which p-type silicon particles 2 whose major particle size was 250 μm were densely deposited. Then, heat at a temperature in the vicinity of 577° C., which is the eutectic temperature of Al and Si, was applied so as to join the substrate 1 to the p-type silicon particles 2. Subsequently, clearances among the silicon particles 2 were filled with glassparticles whose thermal expansion coefficient and softening point were in the aforementioned ranges, and baking was carried out at a temperature below the temperature at which the substrate 1 and the p-type silicon particles 2 are joined together, thereby forming an insulator 3. In this sample, the insulator film was successfully formed with the glassparticles being melted without generation of voids, and no cracking occurred.
  • From the discussion so far, it has been confirmed that a good insulator that is prevented from having defects such as cracks and voids can be formed by the photoelectric conversion device according to the present invention. [0144]

Claims (14)

1. A method of manufacturing a photoelectric conversion device comprising the steps of:
applying numerous glassparticles having a particle size before baking being 5 to 25% of that of crystalline semiconductor particles to a substrate having an electrode of one side;
depositing the crystalline semiconductor particles on the layer of the glassparticles;
pressing the crystalline semiconductor particles against the substrate; and
subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles.
2. The method of manufacturing a photoelectric conversion device according to claim 1, wherein the particle size of the glassparticles is R(5%), which is a particle size in the particle size distribution curve of the glassparticles at which particles having a particle size not more than said particle size account for 5% of the entire particles.
3. The method of manufacturing a photoelectric conversion device according to claim 1, wherein the particle size of the crystalline semiconductor particles is the average particle size in the particle size distribution curve of the crystalline semiconductor particles.
4. A photoelectric conversion device comprising:
a substrate having an electrode of one side;
numerous crystalline semiconductor particles deposited on the substrate; and
an insulator interposed among the crystalline semiconductor particles,
wherein the insulator is formed by baking a layer of glassparticles that has been applied to the substrate, the insulator comprising a filler having a particle size being 5 to 25% of that of the crystalline semiconductor particles.
5. The photoelectric conversion device according to claim 4, wherein the particle size of the filler is RF (5%), which is a particle size in the particle size distribution curve of the filler at which particles having a particle size not more than said particle size account for 5% of the entire particles.
6. The photoelectric conversion device according to claim 4, wherein the particle size of the crystalline semiconductor particles is the average particle size in the particle size distribution curve of the crystalline semiconductor particles.
7. A method of manufacturing a photoelectric conversion device comprising the steps of:
applying numerous glassparticles including a filler dispersed therein to a substrate having an electrode of one side;
depositing crystalline semiconductor particles on the layer of the glassparticles;
pressing the crystalline semiconductor particles against the substrate; and
subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles.
8. The method of manufacturing a photoelectric conversion device according to claim 7, wherein the filler comprises one or a plurality of materials selected from among SiO2, Al2O3, CaO, MgO, TiO2, ZrO2, Si3N4, and AlN.
9. The method of manufacturing a photoelectric conversion device according to claim 7, wherein the particle size of the glassparticles before baking is 5 to 25% of that of the crystalline semiconductor particles.
10. The method of manufacturing a photoelectric conversion device according to claim 9, wherein the particle size of the glassparticles is R (5%), which is a particle size in the particle size distribution curve of the glassparticles at which particles having a particle size not more than said particle size account for 5% of the entire particles.
11. The method of manufacturing a photoelectric conversion device according to claim 9, wherein the particle size of the crystalline semiconductor particles Ad is the average particle size in the particle size distribution curve of the crystalline semiconductor particles.
12. The method of manufacturing a photoelectric conversion device according to claim 7, wherein the particle size of the filler is 10 μm or less.
13. The method of manufacturing a photoelectric conversion device according to claim 12, wherein the particle size of the filler is RF(5%),which is a particle size in the particle size distribution curve of the filler at which particles having a particle size not more than said particle size account for 5% of the entire particles.
14. A photoelectric conversion device comprising:
a substrate having an electrode of one side;
numerous crystalline semiconductor particles deposited on the substrate; and
an insulator interposed among the crystalline semiconductor particles,
wherein the insulator comprises a material having a thermal expansion coefficient in the range of 30 ×10−7/° C. to 60 ×10−7 /° C., and a softening point of 500° C. or below.
US09/917,140 2000-07-27 2001-07-26 Photoelectric conversion device and manufacturing method thereof Expired - Fee Related US6437234B1 (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2000-227639 2000-07-27
JP2000227639A JP2002043603A (en) 2000-07-27 2000-07-27 Photoelectric converter
JP2000258026A JP2002076386A (en) 2000-08-28 2000-08-28 Manufacturing method of photoelectric conversion device
JP2000-258026 2000-08-28
JP2000-396716 2000-12-27
JP2000396716A JP2002198550A (en) 2000-12-27 2000-12-27 Photoelectric conversion device

Publications (2)

Publication Number Publication Date
US20020036009A1 true US20020036009A1 (en) 2002-03-28
US6437234B1 US6437234B1 (en) 2002-08-20

Family

ID=27344187

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/917,140 Expired - Fee Related US6437234B1 (en) 2000-07-27 2001-07-26 Photoelectric conversion device and manufacturing method thereof

Country Status (1)

Country Link
US (1) US6437234B1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1693903A1 (en) * 2005-02-18 2006-08-23 Clean Venture 21 Corporation Method of fabricating an array of spherical solar cells
US20110146744A1 (en) * 2009-12-23 2011-06-23 General Electric Company Photovoltaic cell
WO2011159578A2 (en) * 2010-06-14 2011-12-22 Versatilis Llc Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby
US20130011958A1 (en) * 2003-05-21 2013-01-10 Roscheisen Martin R Photovoltaic devices fabricated from nanostructured template
EP2530723A3 (en) * 2011-06-03 2014-01-15 Sony Corporation Photovoltaic device comprising silicon microparticles
US20160043287A1 (en) * 2013-07-03 2016-02-11 Pacific Light Technologies Corp. Network of semiconductor structures with fused insulator coating
KR101976673B1 (en) * 2017-12-19 2019-05-10 한국에너지기술연구원 Silicon solar cell
US11205741B2 (en) 2011-11-09 2021-12-21 Osram Opto Semiconductors Gmbh Method for forming a composite having semiconductor structures including a nanocrystalline core and shell embedded in a matrix

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6620996B2 (en) * 2000-05-29 2003-09-16 Kyocera Corporation Photoelectric conversion device
US6620997B2 (en) * 2000-10-30 2003-09-16 Kyocera Corporation Photoelectric conversion device
US6706959B2 (en) * 2000-11-24 2004-03-16 Clean Venture 21 Corporation Photovoltaic apparatus and mass-producing apparatus for mass-producing spherical semiconductor particles
US6563041B2 (en) * 2000-11-29 2003-05-13 Kyocera Corporation Photoelectric conversion device
US6653552B2 (en) * 2001-02-28 2003-11-25 Kyocera Corporation Photoelectric conversion device and method of manufacturing the same
US6664567B2 (en) * 2001-06-28 2003-12-16 Kyocera Corporation Photoelectric conversion device, glass composition for coating silicon, and insulating coating in contact with silicon
EP1521309A1 (en) * 2003-10-02 2005-04-06 Scheuten Glasgroep Series connection of solar cells with integrated semiconductor bodies, method of production and photovoltaic module with series connection
KR100807238B1 (en) * 2007-10-09 2008-02-28 전남대학교산학협력단 Photoelectrode of dye-sensitized solar cell containing glass powder
DE102008040147A1 (en) * 2008-07-03 2010-01-28 Crystalsol Og Process for producing a monocrystalline membrane for a solar cell and monocrystal membrane together with a solar cell
KR20100093240A (en) * 2009-02-16 2010-08-25 엘지디스플레이 주식회사 Thin film solar cells and manufacturing method for the same
US9525097B2 (en) * 2013-03-15 2016-12-20 Nthdegree Technologies Worldwide Inc. Photovoltaic module having printed PV cells connected in series by printed conductors
US9293611B1 (en) * 2014-09-24 2016-03-22 Huey-Liang Hwang Solar cell structure and method for fabricating the same
KR102443696B1 (en) 2016-05-31 2022-09-15 삼성전자주식회사 method of manufacturing semiconductor device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2326156A1 (en) * 1973-05-23 1974-12-12 Photophysics PHOTOELECTRIC COMPONENT AND METHOD OF MANUFACTURING THE SAME
JPS55158678A (en) * 1979-05-29 1980-12-10 Agency Of Ind Science & Technol Manufacture of solar cell
JPH0754855B2 (en) 1984-09-04 1995-06-07 テキサス インスツルメンツ インコーポレイテッド How to make a solar array
US4806495A (en) * 1984-09-04 1989-02-21 Texas Instruments Incorporated Method of making solar array with aluminum foil matrix
US4872607A (en) * 1988-02-04 1989-10-10 Texas Instruments Incorporated Method of bonding semiconductor material to an aluminum foil
JPH03228379A (en) * 1990-02-02 1991-10-09 Mitsubishi Electric Corp Substrate for solar cell
JP3228379B2 (en) 1993-08-06 2001-11-12 古河電気工業株式会社 Clamping device for ridged wires
US5415700A (en) * 1993-12-10 1995-05-16 State Of Oregon, Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University Concrete solar cell
CH687688A5 (en) 1994-01-31 1997-01-31 Grapha Holding Ag A process for the production of books or brochures.
US5674325A (en) * 1995-06-07 1997-10-07 Photon Energy, Inc. Thin film photovoltaic device and process of manufacture

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130011958A1 (en) * 2003-05-21 2013-01-10 Roscheisen Martin R Photovoltaic devices fabricated from nanostructured template
US20060185716A1 (en) * 2005-02-18 2006-08-24 Clean Venture 21 Corporation Method for producing photovoltaic device and photovoltaic device
EP1693903A1 (en) * 2005-02-18 2006-08-23 Clean Venture 21 Corporation Method of fabricating an array of spherical solar cells
US8597971B2 (en) 2005-02-18 2013-12-03 Clean Venture 21 Corporation Method for producing photovoltaic device and photovoltaic device
US8338690B2 (en) 2005-02-18 2012-12-25 Clean Venture 21 Corporation Method for producing photovoltaic device and photovoltaic device
US20110146744A1 (en) * 2009-12-23 2011-06-23 General Electric Company Photovoltaic cell
CN102117846A (en) * 2009-12-23 2011-07-06 通用电气公司 Photovoltaic cell
WO2011159578A2 (en) * 2010-06-14 2011-12-22 Versatilis Llc Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby
WO2011159578A3 (en) * 2010-06-14 2012-02-23 Versatilis Llc Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby
US8859310B2 (en) 2010-06-14 2014-10-14 Versatilis Llc Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby
EP2530723A3 (en) * 2011-06-03 2014-01-15 Sony Corporation Photovoltaic device comprising silicon microparticles
US11205741B2 (en) 2011-11-09 2021-12-21 Osram Opto Semiconductors Gmbh Method for forming a composite having semiconductor structures including a nanocrystalline core and shell embedded in a matrix
US12107197B2 (en) 2011-11-09 2024-10-01 Osram Opto Semiconductors Gmbh Method for forming a composite having semiconductor structures including a nanocrystalline core and shell embedded in a matrix
US20160043287A1 (en) * 2013-07-03 2016-02-11 Pacific Light Technologies Corp. Network of semiconductor structures with fused insulator coating
US9478717B2 (en) * 2013-07-03 2016-10-25 Pacific Light Technologies Corp. Network of semiconductor structures with fused insulator coating
KR101976673B1 (en) * 2017-12-19 2019-05-10 한국에너지기술연구원 Silicon solar cell

Also Published As

Publication number Publication date
US6437234B1 (en) 2002-08-20

Similar Documents

Publication Publication Date Title
US6437234B1 (en) Photoelectric conversion device and manufacturing method thereof
US6552405B2 (en) Photoelectric conversion device and manufacturing method thereof
US6620996B2 (en) Photoelectric conversion device
US20080000519A1 (en) Solar Cell Device and Method for Manufacturing the Same
WO2005106968A1 (en) Chalcopyrite type solar cell
US20150096611A1 (en) Solar cell device and method for manufacturing the same
JP2001313401A (en) Photoelectric conversion device
KR102065595B1 (en) Method for manufacturing solar cell
JP4693492B2 (en) Photoelectric conversion device and photovoltaic device using the same
WO2016110970A1 (en) Method for manufacturing solar cell
JP2002016272A (en) Photoelectric conversion device
JP2002076395A (en) Photoelectric conversion device
JP4174260B2 (en) Photoelectric conversion device and manufacturing method thereof
JP2005159168A (en) Photoelectric converter and its manufacturing method
JP2002198550A (en) Photoelectric conversion device
JP4666734B2 (en) Photoelectric conversion device
US20170330990A1 (en) Method for manufacturing photovoltaic device
JP4299632B2 (en) Photoelectric conversion device
JP4570235B2 (en) Photoelectric conversion device
JP4540177B2 (en) Method for manufacturing photoelectric conversion device
JP2002261304A (en) Method for manufacturing photoelectric converter
JP4127365B2 (en) Method for manufacturing photoelectric conversion device
JP2002076386A (en) Manufacturing method of photoelectric conversion device
JP2001339085A (en) Photoelectric conversion device
JP2003249668A (en) Photoelectric transducer

Legal Events

Date Code Title Description
AS Assignment

Owner name: KYOCERA CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KYODO, TAKESHI;SUGAWARA, SHIN;ARIMUNE, HISAO;REEL/FRAME:012041/0408;SIGNING DATES FROM 20010709 TO 20010718

AS Assignment

Owner name: KYOCERA CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KYODA, TAKESHI;SUGAWARA, SHIN;ARIMUNE, HISAO;REEL/FRAME:012537/0514;SIGNING DATES FROM 20010709 TO 20010718

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 8

SULP Surcharge for late payment

Year of fee payment: 7

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Expired due to failure to pay maintenance fee

Effective date: 20140820