US20020036009A1 - Photoelectric conversion device and manufacturing method thereof - Google Patents
Photoelectric conversion device and manufacturing method thereof Download PDFInfo
- Publication number
- US20020036009A1 US20020036009A1 US09/917,140 US91714001A US2002036009A1 US 20020036009 A1 US20020036009 A1 US 20020036009A1 US 91714001 A US91714001 A US 91714001A US 2002036009 A1 US2002036009 A1 US 2002036009A1
- Authority
- US
- United States
- Prior art keywords
- particle size
- particles
- semiconductor particles
- substrate
- crystalline semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 72
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 28
- 239000002245 particle Substances 0.000 claims abstract description 325
- 239000004065 semiconductor Substances 0.000 claims abstract description 192
- 239000012212 insulator Substances 0.000 claims abstract description 119
- 239000000758 substrate Substances 0.000 claims abstract description 106
- 238000003825 pressing Methods 0.000 claims abstract description 9
- 238000000151 deposition Methods 0.000 claims abstract description 5
- 239000000945 filler Substances 0.000 claims description 64
- 239000000463 material Substances 0.000 claims description 43
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 36
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 33
- 229910052593 corundum Inorganic materials 0.000 claims description 33
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 33
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 20
- 229910052681 coesite Inorganic materials 0.000 claims description 17
- 229910052906 cristobalite Inorganic materials 0.000 claims description 17
- 239000000377 silicon dioxide Substances 0.000 claims description 17
- 229910052682 stishovite Inorganic materials 0.000 claims description 17
- 229910052905 tridymite Inorganic materials 0.000 claims description 17
- 238000009826 distribution Methods 0.000 claims description 11
- ODINCKMPIJJUCX-UHFFFAOYSA-N Calcium oxide Chemical compound [Ca]=O ODINCKMPIJJUCX-UHFFFAOYSA-N 0.000 claims description 7
- CPLXHLVBOLITMK-UHFFFAOYSA-N Magnesium oxide Chemical compound [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 claims description 7
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 6
- 229910017083 AlN Inorganic materials 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 144
- 239000011856 silicon-based particle Substances 0.000 description 69
- 229910052782 aluminium Inorganic materials 0.000 description 49
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 42
- 238000005304 joining Methods 0.000 description 31
- 239000010408 film Substances 0.000 description 23
- 239000011521 glass Substances 0.000 description 20
- 229910052751 metal Inorganic materials 0.000 description 20
- 239000002184 metal Substances 0.000 description 20
- 238000000034 method Methods 0.000 description 18
- 239000012535 impurity Substances 0.000 description 15
- 238000005336 cracking Methods 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 235000012239 silicon dioxide Nutrition 0.000 description 9
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 8
- 239000011248 coating agent Substances 0.000 description 8
- 238000000576 coating method Methods 0.000 description 8
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 8
- 229910052796 boron Inorganic materials 0.000 description 7
- 239000011241 protective layer Substances 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 150000001875 compounds Chemical class 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 239000011888 foil Substances 0.000 description 6
- 230000001681 protective effect Effects 0.000 description 6
- 239000012808 vapor phase Substances 0.000 description 6
- 229910011255 B2O3 Inorganic materials 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 5
- 229910052733 gallium Inorganic materials 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 239000000956 alloy Substances 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 4
- 230000000052 comparative effect Effects 0.000 description 4
- 229910052742 iron Inorganic materials 0.000 description 4
- 238000002844 melting Methods 0.000 description 4
- 230000008018 melting Effects 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229920001296 polysiloxane Polymers 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 3
- FUJCRWPEOMXPAD-UHFFFAOYSA-N Li2O Inorganic materials [Li+].[Li+].[O-2] FUJCRWPEOMXPAD-UHFFFAOYSA-N 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 230000002950 deficient Effects 0.000 description 3
- XUCJHNOBJLKZNU-UHFFFAOYSA-M dilithium;hydroxide Chemical compound [Li+].[Li+].[OH-] XUCJHNOBJLKZNU-UHFFFAOYSA-M 0.000 description 3
- 230000005496 eutectics Effects 0.000 description 3
- 239000010419 fine particle Substances 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 238000002156 mixing Methods 0.000 description 3
- -1 silane compound Chemical class 0.000 description 3
- 238000002834 transmittance Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910020442 SiO2—TiO2 Inorganic materials 0.000 description 2
- 239000011230 binding agent Substances 0.000 description 2
- KOPBYBDAPCDYFK-UHFFFAOYSA-N caesium oxide Chemical compound [O-2].[Cs+].[Cs+] KOPBYBDAPCDYFK-UHFFFAOYSA-N 0.000 description 2
- 229910001942 caesium oxide Inorganic materials 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 229910052878 cordierite Inorganic materials 0.000 description 2
- JSKIRARMQDRGJZ-UHFFFAOYSA-N dimagnesium dioxido-bis[(1-oxido-3-oxo-2,4,6,8,9-pentaoxa-1,3-disila-5,7-dialuminabicyclo[3.3.1]nonan-7-yl)oxy]silane Chemical compound [Mg++].[Mg++].[O-][Si]([O-])(O[Al]1O[Al]2O[Si](=O)O[Si]([O-])(O1)O2)O[Al]1O[Al]2O[Si](=O)O[Si]([O-])(O1)O2 JSKIRARMQDRGJZ-UHFFFAOYSA-N 0.000 description 2
- 238000010304 firing Methods 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- 229910052845 zircon Inorganic materials 0.000 description 2
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 2
- 229910017976 MgO 4 Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000012798 spherical particle Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
- 238000001947 vapour-phase growth Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0392—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate
- H01L31/03921—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate including only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/035281—Shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/03529—Shape of the potential jump barrier or surface barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
- H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
- H01L31/182—Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
- H01L31/1824—Special manufacturing methods for microcrystalline Si, uc-Si
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/545—Microcrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present invention relates to a photoelectric conversion device using numerous crystalline semiconductor particles, and to a manufacturing method thereof.
- the photoelectric conversion device according to this invention is utilized suitably in solar cells.
- FIGS. 9 - 11 Conventional photoelectric devices using crystalline semiconductor particles are shown in FIGS. 9 - 11 .
- FIG. 9 shows a structure disclosed in Japanese Unexamined Patent Publication No. S61-124179.
- a first aluminum foil 10 is provided with openings 10 a into which silicon balls 2 having n-type surface portions 9 on the surfaces of p-type balls are inserted.
- the n-type surface portions 9 of the silicone balls 2 projecting from the rear surface of the first aluminum foil 10 are then removed.
- An oxide layer 3 is formed on the rear surface side of the first aluminum foil 10 , and then a second aluminum foil 8 is formed such that it eliminates the oxide layer 3 at parts covering the silicon particles so as to be joined to the silicon particles 2 .
- FIG. 10 shows a structure disclosed in Japanese Patent No. 2641800.
- a low-melting-point metal layer 11 such as a tin layer is formed on a substrate 1 .
- First conductivity-type crystalline semiconductor particles 2 are deposited on the low-melting-point metal layer 11 , on which a second conductivity-type amorphous semiconductor layer 7 is formed with an insulating layer 3 interposed between it and the low-melting-point metal layer 11 .
- FIG. 11 shows a structure in Japanese Patent Publication No. H8-34177 disclosing a method in which a high-melting-point metal layer 12 , a low-melting-point metal layer 11 , and semiconductor microcrystalline particles 13 are deposited on a substrate 1 , and the semiconductor microcrystalline particles 13 are fused, saturated and gradually cooled so that the semiconductor is grown by liquid phase epitaxial growth, thereby transforming the semiconductor microcrystalline particles 13 into a polycrystalline thin film.
- the numeral 14 denotes the opposite conductivity-type polycrystalline or amorphous semiconductor layer
- the numeral 6 denotes a transparent conductive layer.
- the first aluminum foil 10 needs to be formed with openings into which the silicon balls 2 are pressed so as to join the n-layer 9 of the silicon balls 2 to the aluminum foil 10 . Therefore, evenness is required for the particle sizes of the silicon balls 2 , which causes high manufacturing costs.
- the insulator 3 is formed after securing the crystalline semiconductor particles 2 on the low-melting-point metal layer 11 , the insulator 3 is formed not only on the low-melting-point metal layer 11 but also on the crystalline semiconductor particles 2 . Accordingly, it is necessary to remove the insulator 3 on the crystalline semiconductor particles 2 before forming the amorphous semiconductor layer 7 . The number of processes therefore increases necessitating stricter management of the cleaning process and the manufacturing environment, which leads to a high-cost production.
- the photoelectric conversion device shown in FIG. 11 has problems that the low melting-point metal 11 mixes into the first conductivity-type liquid phase epitaxial polycrystalline layer 13 , thereby deteriorating the performance, and that the absence of insulator causes leakage to occur between the layer and the lower electrode 12 .
- a primary object of the present invention is to provide a photoelectric conversion device having good conversion efficiency that can be manufactured at a low cost, and a manufacturing method thereof.
- a method of manufacturing a photoelectric conversion device comprises the steps of: applying numerous glassparticles having a particle size before baking being 5 to 25% of that of crystalline semiconductor particles to a substrate having an electrode of one side; depositing the crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles(Claim 1).
- the glassparticles are in the above-mentioned range in particle size, it is possible to apply the insulator to the substrate in a relatively uniform manner.
- the glassparticles are ejected from between the substrate and the semiconductor particles such that the glassparticles slide into beside the semiconductor particles, so that an ohmic contact can be formed between the substrate and the semiconductor particles.
- a photoelectric conversion device comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator is formed by baking a layer of glassparticles that has been applied to the substrate, the insulator comprising a filler having a particle size being 5 to 25% of that of the crystalline semiconductor particles (claim 4).
- the glassparticles are small in particle size, as long as the filler is in the above-mentioned range in particle size, the glassparticles are ejected along with the filler from between the substrate and the silicon particles to be located beside the silicon particles when the silicon particles are pressed against the substrate.
- Another method of manufacturing a photoelectric conversion device comprises the steps of: applying numerous glassparticles including a filler dispersed therein to a substrate having an electrode of one side; depositing crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles (claim 7).
- the filler particles that have been dispersed within the glassparticles are dispersed homogeneously within the insulator layer by the melting of the glassparticles at the baking temperature. Accordingly, unevenness in thermal expansion coefficient in the insulator layer is lessened and generation of cracks caused by stress is prevented from occurring in the semiconductor particles.
- another photoelectric conversion device comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator comprises a material having a thermal expansion coefficient in the range of 30 ⁇ 10 31 7 /° C. to 60 ⁇ 10 31 7 /° C., and a softening point of 500° C. or below (claim 14).
- this photoelectric conversion device numerous crystalline semiconductor particles are deposited on a substrate and heated so that both of them are joined together by alloy portions where both of them are fused, and an insulator is interposed among the numerous crystalline semiconductor particles.
- this invention allows for formation of a good insulator in which generation of defects such as cracks and voids is prevented, thereby providing a photoelectric conversion device with high reliability.
- the method of manufacturing a photoelectric conversion device according to the present invention or by the photoelectric conversion device according to the present invention it is possible to form a good insulator while contacting a substrate and semiconductor particles together. That is, it is not necessary to bore holes in the electrodes, and single conductivity-type semiconductor particles with low particle size accuracy can be used, as well as light incident on areas where the semiconductor particles are not present can be utilized. Furthermore, the insulator above can prevent current leaks from occurring between the semiconductor layer and the electrode of the substrate.
- FIG. 1 is a schematic sectional view of a photoelectric conversion device according to a first or a second embodiment of the present invention.
- FIG. 2 is a schematic sectional view showing another photoelectric conversion device according to the first or the second embodiment of the present invention.
- FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device according to the present invention when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
- FIG. 3B is a schematic sectional view showing partially the photoelectric conversion device according to the present invention after the insulator layer has been baked.
- FIG. 4A is a schematic sectional view showing partially a photoelectric conversion device according to a comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
- FIG. 4B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked.
- FIG. 5A is a schematic sectional view showing partially a photoelectric conversion device according to another comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
- FIG. 5B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked.
- FIG. 6 is a schematic sectional view showing a photoelectric conversion device according to a third embodiment of the present invention.
- FIG. 7 is a schematic sectional view showing another photoelectric conversion device according to the third embodiment of the present invention.
- FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste forming an insulator.
- FIG. 9 is a schematic sectional view of a conventional photoelectric conversion device.
- FIG. 10 is a schematic sectional view of a conventional photoelectric conversion device.
- FIG. 11 is a schematic sectional view of a conventional photoelectric conversion device.
- FIGS. 1 and 2 illustrate an embodiment of the photoelectric conversion device according to the present invention, wherein the numerals denote parts as follows: 1 : substrate, l a: conductive layer, 2 : first conductivity-type semiconductor particles, 3 : insulator, 4 : conductive layer, 5 : protective layer
- the substrate 1 comprises metal, ceramics, or resin.
- the substrate 1 comprises an insulator such as ceramics or resin, a conductive layer 1 a needs to be formed on the substrate 1 as shown in FIG. 1.
- the substrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers.
- the first conductivity-type semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like added thereto.
- the shapes of the semiconductor particles 2 may comprise polygons, curved surfaces or the like. Preferably, they should comprise curved surfaces, especially spherical shapes so that the semiconductor particles 2 efficiently push the insulator layer 3 aside when they are pressed from above the insulator layer 3 until they come into contact with the substrate 1 as mentioned later. Also, by having such convex surfaces, dependence on the light incidence angle can be small.
- the particle sizes may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. Incidentally, the semiconductor particles 2 will be brought into sufficient contact with the substrate 1 even when the particle sizes are uneven by using a pressing jig made of a flexible material for pressing the semiconductor particles 2 from above the insulator layer 3 .
- the semiconductor particle 2 are not limited to the single conductivity-type semiconductor particles mentioned above, but may be p-type semiconductor particles having surface layers including a n-type impurity such as P and As, or n-type semiconductor particles having surface layers comprising Si, Ge, and a p-type impurity such as B, AL, and Ga.
- the insulator 3 is formed for separating the positive electrode from the negative electrode.
- the main material for the insulator may be, for example, SiO 2 , B 2 O 3 , Al 2 O 3 , CaO, MgO, P 2 O 5 , Li 2 O, SnO, PbO, ZnO, BaO and the like.
- a paste of glassparticles composed mainly of one or a plurality of the materials above is used.
- the insulator 3 needs to have some degree of hardness or viscosity when placed on the substrate 1 so as to temporarily hold the semiconductor particles 2 pressed thereinto.
- the “main material” here refers to a material that fuses at the heat treatment temperature losing its initial shape, and hardens by cooling so as to form a glass structure of the insulating layer 3 .
- the “filler”, which will be explained later, refers to a material or particles that do not fuse at the heat treatment temperature almost holding the initial shape, and remain within the glass structure of the insulating layer being mixed therein.
- the insulator 3 forms the insulator layer 3 as well as partly covers the semiconductor particles 2 by melting when baked at a temperature applied thereto for creating an ohmic junction between the substrate 1 and the semiconductor particles 2 as mentioned later.
- the insulator 3 is applied to the substrate 1 before pressing the semiconductor particles 2 against the substrate 1 and heating them, and that the insulator 3 is pushed aside while the semiconductor particles 2 are pressed against the substrate 1 .
- the semiconductor particles 2 can be joined to the substrate 1 without having their upper surfaces covered with the insulator 3 nor being contaminated. Accordingly, mechanical treatments after the joining such as grinding the surfaces of the semiconductor particles 2 are no longer necessary.
- FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste for forming an insulator.
- a particle size at which particles having a particle size not more than that particle size account for 5% of the entire particles is indicated as R(5%).
- the particle size R(5%) is preferably be selected so as to be in the range of 5 to 25% of the average particle size of the semiconductor particles 2 .
- the particle size R(5%) of the glass material is regulated so as to be in the range of 5 to 25% of the average particle size of semiconductor particles. Accordingly, the insulator can be applied on the substrate in a relatively even manner, and when the semiconductor particles 2 are pressed against the substrate, the glassparticles are ejected from between the substrate 1 and the semiconductor particles 2 and slide into beside the semiconductor particles 2 so that the substrate 1 and the semiconductor particles 2 can contact with each other, thereby forming an ohmic junction.
- the filler is a material that does not melt into the main material when the main material is baked and holds the initial shape, which comprises one or a plurality of materials selected from among SiO 2 , Al 2 O 3 , CaO, MgO, TiO 2 , ZrO 2 , Si 3 N 4 , AlN and the like.
- the particle size R F (5%) is preferably selected so as to be in the range of 5 to 25% of the average particle size of the semiconductor particles 2 . In this way, a similar effect can be attained in the joining even when the particle size R(5%) of the glass material is below 5% of the average particle size of the semiconductor particles 2 . This may be explained that the glassparticles are ejected together with the filler being ejected.
- the conductive layer 4 shown in FIGS. 1 and 2 comprises a second conductivity-type semiconductor conductive layer comprising Si and Ge and/or a transparent conductive layer.
- the second conductivity-type semiconductor conductive layer is formed by the vapor phase growth method or the like, in which, for example, a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound.
- the semiconductor layer may be crystalline, amorphous, or mixture of crystalline and amorphous. Since a crystalline conductive layer or a crystalline-amorphous mixed conductive layer has light transmittance higher than that of an amorphous conductive layer, the film thickness thereof can be increased. In addition, since the material used for such a crystalline conductive layer or a crystalline-amorphous mixed semiconductor layer is more stable than that for an amorphous semiconductor layer, they are expected to have higher reliability.
- the transparent conductive layer is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO 2 , In 2 O 3 , ITO, ZnO, TiO 2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal layer.
- the transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose.
- a part of the incident light passes through the conductive layer 4 at areas where the semiconductor particles 2 are not present, and is reflected by the substrate 1 and directed at the semiconductor particles 2 . This enables the light energy being transmitted in the whole photoelectric conversion device to be efficiently transmitted to the semiconductor particles 2 .
- the second conductivity-type semiconductor conductive layer 4 also serves as an electrode, it is not necessary to additionally form a transparent conductive film.
- the manufacturing process is thus simplified allowing further cost reduction.
- a second conductivity-type semiconductor conductive layer is preferred as the conductive layer 4 to be directly formed on the surfaces of the crystalline semiconductor particles 2 . If a transparent conductive film is formed as an electrode on defective portions generated during the formation of a second conductivity-type semiconductor conductive layer, leakage will occur between the transparent conductive film and the semiconductor particles 2 located under such defective portions. Also from this point of view, it is preferred that such a transparent conductive film is not formed.
- the concentration of the microelement in the semiconductor layer 4 is preferably, for example, from 1 ⁇ 10 16 to 1 ⁇ 10 21 atm/cm 3 .
- the second conductivity-type semiconductor conductive layer 4 is formed along the surfaces of the semiconductor particles 2 so that the PN-junction is formed in the vicinity of the surface where the light is incident as well as along the convex contours of the semiconductor particles 2 .
- a wide area is made available for the PN-junction by forming the second conductivity-type semiconductor conductive layer 4 along the convex contours of the semiconductor particles 2 so that carriers generated inside the semiconductor particles 2 can be collected efficiently.
- the semiconductor particles 2 have upper surface regions of which conductivity type is opposite to the conductivity type of their central portions, it is not necessary to form a second conductivity-type semiconductor conductive layer. However, in such a case, a transparent conductive layer needs to be formed as the conductive layer 4 .
- the protective film 5 it is desirable for the protective film 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO 2 -TiO 2 , tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on the conductive layer 4 .
- the protective film 5 needs to be a transparent dielectric because transparency is necessary for a protective film being in contact with the surface where the light is incident, and leakage to the semiconductor particles 2 located under defective portions of the conductive layer 4 should be prevented from occurring. Incidentally, optimizing the thickness of the protective film 5 will enable it to function as an antireflection film.
- a patterned electrode comprising fingers and bus bars at regular intervals on the conductive layer 4 or on the protective film 5 so as to lower the series resistance, thereby improving the conversion efficiency.
- a photoelectric conversion device having the structure shown in FIG. 1 was fabricated.
- An aluminum layer l a was formed 50 ⁇ m thick on a substrate 1 including iron, on which an insulator 3 was formed such that its thickness after baking was nearly a half the particle size of silicon particles 2 .
- insulator glassparticles of SiO 2 ⁇ B 2 O 3 ⁇ PbO system mixed with a binder and a solvent were used. Insulators containing a filler were also used in a part of the example.
- P-type silicon particles 2 were densely deposited on the insulator 3 and pressed into the insulator 3 until they came into contact with the aluminum layer l a.
- the diameter of the p-type silicon particles 2 was varied between two sizes.
- the particle size of the glassparticles refers to the aforementioned particle size R(5%), and the particle size of the filler refers to the particle size R F (5%).
- the “glass particle size ratio (%)” represents [particle size R(5%)/average particle size of silicon particles].
- Samples 1-20 correspond to an embodiment of the present invention.
- the coating of the insulator 3 was evenly formed, as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 in each case, so that they had good joining conditions.
- the samples 7 - 16 each of which included a filler whose particle size RF was in the range of 5 to 25% of the average particle size of the silicon particles 2 , had good joining conditions similarly to the samples 1 - 6 .
- preferred particle size R(5%) of the glassparticles and the particle size R F (5%) of the filler are in the range of 5 to 25% of the average particle size of the silicon particles 2 .
- the “filler particle size ratio (%)” fers to [filler particle size R F (5%)/average particle size of silicone particles].
- the rate of successful joining was 100% in the sample 7 , while it was over 60% in each of the samples 29 and 30 .
- the reason for this is considered that even when the glassparticles were small, as long as the filler particles were large, the glassparticles were ejected along with the filler being ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 when the silicon particles 2 were pressed against the aluminum layer 1 a.
- the rate of successful joining was 28%, which meant that ejection of the glassparticles from between the aluminum layer 1 a and the silicon particles 2 was insufficient.
- FIGS. 1 and 2 The structure of a photoelectric conversion device according to the second embodiment of the present invention is shown in FIGS. 1 and 2.
- a substrate 1 , a conductive layer 1 a, a first conductivity-type semiconductor particles 2 , a conductive layer 4 , and a protective film 5 shown in FIGS. 1 and 2 correspond to those in the first embodiment. Explanation of these is therefore omitted.
- the insulator 3 is applied to the substrate 1 before pressing the semiconductor particles 2 against the substrate 1 and heating them, the fused insulator 3 is pushed aside when the semiconductor particles 2 are pressed against the substrate 1 so as to form an ohmic junction between the substrate 1 and the semiconductor particles 2 , and the fused insulator 3 forms an insulator layer 3 so as to partially cover the semiconductor particles 2 in this embodiment.
- the insulator 3 Unlike in the first embodiment, it is essential for the insulator 3 to include a filler in this second embodiment.
- the main material of the insulator 3 comprises, for example, SiO 2 , B 2 O 3 , Al 2 O 3 , CaO, MgO, P 2 O, SnO, PbO, ZnO, BaO and the like.
- a paste of glassparticles comprising one or a plurality of these materials as the main component is used.
- the filler does not melt into the main material holding its initial shape when the main material is baked, and comprises one or a plurality of materials such as SiO 2 , Al 2 O 3 , CaO, MgO, TiO 2 , ZrO 2 , Si 3 N 4 , AlN and the like.
- FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device when a semiconductor particle 2 is pressed against a substrate 1 before an insulator 3 is baked
- FIG. 3B is a schematic sectional view of the same after the insulator 3 has been baked. Glassparticles are denoted by 31, and filler particles dispersed within the glassparticles are denoted by 32.
- the filler particles 32 having a particles size smaller than that of the glassparticles 31 are baked together with the main material and then crushed so as to form glassparticles 31 having the filler particles 32 dispersed therein.
- the glassparticles 31 when the semiconductor particle 2 is pressed against the substrate 1 so as to be contacted therewith, the glassparticles 31 are ejected from between the substrate 1 and the semiconductor particle 2 to be located beside the semiconductor particle 2 enabling ohmic junction to be formed at the temperature of baking carried out thereafter.
- the filler particles 32 that have been dispersed within the glassparticles 31 are evenly dispersed inside the insulator layer 3 (See FIG. 3B). This reduces unevenness in thermal expansion coefficient, thereby preventing the semiconductor particle 2 from cracking due to stress.
- an insulator 3 is formed by mixing glassparticles 31 without including a filler with filler particles 32 having a particle size smaller than that of the glassparticles 31 as shown in FIG. 4A, due to the too small particle size of the filler, there are cases where the filler particles 32 are not thoroughly ejected from between the substrate 1 and the semiconductor particles 2 to be located beside the semiconductor particles 2 and remain between the substrate 1 and the semiconductor particles 2 , hindering the substrate 1 from contacting with the semiconductor particles 2 (Refer to FIG. 4B).
- a photoelectric conversion device as shown in FIG. 1 was fabricated.
- a 50 m thick aluminum layer 1 a was formed on a substrate 1 including iron, to which an insulator 3 was applied such that the thickness thereof after baking became nearly a half of the particle size of the silicon particles 2 .
- the insulator 3 glassparticles of Sio2 B203 PbO system mixed with a binder and a solvent were used.
- the material for the insulator 3 was varied according to the case.
- within particles a manner in which fine particles of a filler are dispersed within glassparticles
- outside particles a manner in which a filler is dispersed outside glassparticles
- P-type silicon particles 2 were densely disposed on the insulator 3 and pressed into the insulator 3 so as to be contacted with the aluminum layer 1 a.
- the diameter of the p-type silicon particle 2 was varied between two sizes.
- the glassparticles and filler particles were ejected from between the aluminum layer la and the silicon particles 2 to be located beside the silicon particles 2 , so that the joining condition was good.
- cracks 6 were generated in the silicon particles 2 after the baking (See FIG. 5B). This may be explained that unevenness was generated in thermal expansion coefficient of the insulator due to the large filler particles, which generated stress that caused generation of the cracks.
- the coating of the insulator was formed in a relatively even manner as well as the glassparticles were ejected from between the aluminum layer 1 a and the silicon particles 2 to be located beside the silicon particles 2 , by which joining was accomplished in a good condition in each of the samples (See FIG. 3B).
- FIGS. 6 and 7 illustrate photoelectric conversion devices according to the third embodiment of this invention.
- FIGS. 6 and 7 the numerals denote parts as follows: 1 : substrate, 1 a: conductive layer, 2 : crystalline semiconductor particle, 3 : insulator comprising glass material, 4 : semiconductor layer, 5 : protective layer, 15 : joint between the substrate 1 and the crystalline semiconductor particle 2
- the substrate 1 comprises metal, ceramics or resin.
- the substrate 1 comprises an insulator such as ceramics or resin, a conductive layer 1 a needs to be formed on the substrate 1 as shown in FIG. 7.
- the substrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers.
- the crystalline semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga, or a n-type impurity such as P, As, and the like added thereto.
- the alloy portion 15 is formed in such a manner that with the substrate 1 and the crystalline semiconductor particles 2 being in contact with each other, baking is carried out at a temperature higher than 577° C., which is the eutectic temperature of Al and Si.
- the alloy portion 15 is a region where Al, the material of the substrate 1 , and the material of the crystalline semiconductor particle 2 in the part being in contact with the substrate 1 melt together.
- Al the material of the substrate 1
- a highly concentrated impurity layer for example, p+layer
- the particle sizes of the crystalline semiconductor particles 2 may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. In addition, providing the crystalline semiconductor particles 2 with convex surfaces reduces dependence on the light incidence angle.
- the particle size of the particles 2 should be in the range of 10-500 ⁇ m. At particle sizes less than 10 ⁇ m, the crystalline semiconductor particles 2 completely melt when joined to the substrate 1 , thus causing leakage between the particles 2 and the semiconductor layer 4 disposed thereon. Also, using semiconductor particles with diameters exceeding 5009 ⁇ m makes no difference in the amount of the semiconductor material to be used from the amount used in conventional flat plate photoelectric conversion devices, which neutralizes the material-saving advantage of using spherical particles.
- the crystalline semiconductor particle 2 may comprise a peripheral portion comprising a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like.
- the insulator 3 comprises an insulating material for separating the positive electrode from the negative electrode.
- the characteristics of the insulating material should be such that the thermal expansion coefficient is from 30 ⁇ 10 31 7 /°C. to 60 ⁇ 10 31 7 / 20 C. and the softening point is below 500° C.
- the thermal expansion coefficient is below 30 ⁇ 10 31 7
- the difference in thermal expansion coefficient between the insulator and the substrate comprising aluminum is so great that cracks are generated in the surface of the insulator 3 after the formation thereof.
- the thermal expansion coefficient exceeds 60 ⁇ 10 ⁇ 7 /° C.
- the difference in thermal expansion coefficient between the insulator and the crystalline semiconductor particles 2 (for example, the thermal expansion coefficient of Si is 26 ⁇ 10 ⁇ 7 /° C. ) is SO great that cracks are generated in the crystalline semiconductor particles 2 and the insulator 3 around them.
- the softening point it is necessary for the insulator not to melt or be decomposed at the temperature for forming the semiconductor layer.
- the insulating material does not melt at a temperature around 577° C., which is the temperature for joining the substrate 1 to the crystalline semiconductor particles 2 , and defects such as voids are generated, so that the insulator fails to cover the exposed surface of the substrate 1 and is unable to function as an insulator.
- the softening point should preferably be in the range of 200-500° C. in consideration of the temperature for forming an amorphous semiconductor layer, and more desirably, it should be in the range of 350-500° C. in consideration of the temperature for forming a semiconductor layer comprising a mixture of amorphous and crystalline semiconductors.
- the material for the insulator 3 may be of any kind that satisfies above mentioned conditions, which is, for example, a single glass material for low-temperature firing mainly comprising materials selected arbitrarily from among SiO 2 , B 2 0 3 , Al 2 O 3 , CaO, MgO, P 2 O 5 , Li 2 O, SnO 2 , PbO, ZnO, BaO, TiO 2 and the like, or a material having a filler combined therewith in which the filler comprises one or a plurality of the materials listed above.
- the insulator 3 may be formed simultaneously with the joining of the numerous crystalline semiconductor particles 2 deposited on the substrate 1 to the substrate 1 , or after the joining. Or, the surface after the formation of the insulator may be treated by etching or the like.
- the semiconductor layer 4 comprises, for example, Si, and is formed by the vapor growth method in which a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound.
- the semiconductor may be crystalline, amorphous, or mixture of crystalline and amorphous. However, in view of light transmittance, the semiconductor should preferably be crystalline or mixture of crystalline and amorphous.
- a part of the incident light passes through the semiconductor layer 4 at areas where the crystalline semiconductor particles 3 are not present, and is reflected by the substrate 1 located below the layer and directed at the semiconductor particles 2 so that the light energy being transmitted in the whole photoelectric conversion device is efficiently transmitted to the crystalline semiconductor particles 2 .
- the concentration of the microelement in the semiconductor layer 4 may be high, which is, for example, from 1 ⁇ 10 16 to 1 ⁇ 10 21 atm/cm 3 .
- the semiconductor layer 4 is preferably formed along the surfaces of the crystalline semiconductor particles 2 as well as along the convex contours of the crystalline semiconductor particles 2 .
- a wide area is made available for the PN-junction by forming the semiconductor layer 4 along the convex contours of the crystalline semiconductor particles 2 so that carriers generated inside the crystalline semiconductor particles 2 can be collected efficiently.
- the semiconductor layer 4 may be omitted and instead, a transparent conductive layer that is mentioned later may be formed over the semiconductor particles.
- a transparent conductive layer which serves as the electrode of the other side, may be formed on the semiconductor layer 4 . It is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO 2 , In 2 O 3 , ITO, ZnO, TiO 2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal film.
- the transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose.
- the transparent conductive layer it is necessary for the transparent conductive layer to be transparent so that a part of the incident light passes through the transparent conductive layer at areas where the crystalline semiconductor particles 2 are not present and reflected by the substrate 1 and directed to the crystalline semiconductor particles 2 .
- the transparent conductive layer should preferably be formed along the surface of the semiconductor layer 4 or the surfaces of the crystalline semiconductor particles 2 as well as along the convex contours of the crystalline semiconductor particles 2 .
- a wide area will be made available for the PN-junction by forming the transparent conductive layer along the convex contours of the crystalline semiconductor particles 2 so that carriers generated within the crystalline semiconductor particles 2 can be collected efficiently.
- a protective layer 5 on the semiconductor layer 4 or the transparent conductive layer. It is desirable for the protective layer 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO 2 -TiO 2 , tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on the semiconductor layer 4 or the conductive layer 6 .
- the protective layer 5 needs to be transparent because it is in contact with the surface where the light is incident. Also, the protective layer 5 needs to be a dielectic for preventing leakage from occurring between the semiconductor layer 4 or the conductive layer 6 and the outside thereof. Incidentally, optimizing the thickness of the protective layer 5 will enable it to function as an antireflection film.
- a patterned electrode (the other electrode) comprising fingers and bus bars at regular intervals on the semiconductor layer 4 or on the conductive layer 6 so as to directly or indirectly connect it to the semiconductor layer 4 , thereby improving the conversion efficiency.
- Samples 81 - 91 were prepared by the following procedure.
- a 50 ⁇ m thick aluminum layer 1 a was formed on a substrate 1 including iron.
- An insulator 3 was formed by using a single glass material for low-temperature firing mainly comprising a material selected arbitrarily from among SiO 2 , B 2 O 3 , Al 2 O 3 , CaO, MgO, P 2 O 5 , Li 2 O, SnO 2 , PbO, ZnO, BaO, TiO 2 and the like, or pasted glassparticles having a filler combined therewith that comprised one or a plurality of materials listed above, and was applied to the aluminum layer 1 a such that the thickness of the insulator 3 after baking became nearly a half of the particle size of the silicon particles 2 .
- P-type silicon particles 2 whose major particle size was 250 ⁇ m were densely deposited on the insulator 3 and pressed thereinto until they came into contact with the aluminum layer 1 a. Then, heat at a temperature in the vicinity of 577° C. was applied so that the insulator was fused and the silicon particles 2 were joined to the aluminum layer 1 a.
- the samples 81 - 84 , 89 and 90 are ones in which the thermal expansion coefficient of the insulator 3 was varied.
- the insulator 3 had cracks in the whole surface. This may be explained that the insulator 3 had a thermal expansion coefficient of less than 30 ⁇ 10 31 7 /° C., which differed from the thermal expansion coefficient of the aluminum (240 ⁇ 10 ⁇ 7 /° C.)used for the substrate so greatly that cracking occurred after the formation of the insulator. Such cracking causes leakage to occur, which is a problem in terms of reliability.
- the sample 90 had cracking generated around the silicon particles 2 .
- the cause of this is considered that the thermal expansion coefficient of the insulator exceeding 60 ⁇ 10 ⁇ 7 /° C. differed from the thermal expansion coefficient of the silicon particles 2 (26 ⁇ 10 ⁇ 7/° C.) so greatly that cracking occurred after the formation of the insulator.
- the thermal expansion coefficient of the insulator should preferably be in the range of 30 ⁇ 10 ⁇ 7 /° C. to 60 ⁇ 10 ⁇ 7 /° C.
- the softening point of the insulator 3 was varied.
- the glassparticles did not completely melt at the baking temperature in the vicinity of 577° C. for joining the silicon particles 2 to the aluminum layer 1 a, and voids were generated. This is considered to be caused by the too high softening point of the insulator exceeding 5000° C.
- the glassparticles melted and an insulator film was formed without generation of voids or cracks. From the results above, it has been understood that the softening point of the insulator is preferably below 500° C.
- the sample 88 was made as follows: A 50 ⁇ m thick aluminum layer 1 a was formed on a substrate 1 including iron, on which p-type silicon particles 2 whose major particle size was 250 ⁇ m were densely deposited. Then, heat at a temperature in the vicinity of 577° C., which is the eutectic temperature of Al and Si, was applied so as to join the substrate 1 to the p-type silicon particles 2 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Energy (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Photovoltaic Devices (AREA)
Abstract
Description
- 1. Field of The Invention
- The present invention relates to a photoelectric conversion device using numerous crystalline semiconductor particles, and to a manufacturing method thereof. The photoelectric conversion device according to this invention is utilized suitably in solar cells.
- 2. Description of The Related Art
- Advent of a next-generation, low-cost solar cell that allows the quantity of silicon material to be small has been eagerly awaited.
- Conventional photoelectric devices using crystalline semiconductor particles are shown in FIGS.9-11.
- FIG. 9 shows a structure disclosed in Japanese Unexamined Patent Publication No. S61-124179. In this photoelectric conversion device, a
first aluminum foil 10 is provided withopenings 10 a into whichsilicon balls 2 having n-type surface portions 9 on the surfaces of p-type balls are inserted. The n-type surface portions 9 of thesilicone balls 2 projecting from the rear surface of thefirst aluminum foil 10 are then removed. Anoxide layer 3 is formed on the rear surface side of thefirst aluminum foil 10, and then asecond aluminum foil 8 is formed such that it eliminates theoxide layer 3 at parts covering the silicon particles so as to be joined to thesilicon particles 2. - FIG. 10 shows a structure disclosed in Japanese Patent No. 2641800. In this photoelectric conversion device, a low-melting-
point metal layer 11 such as a tin layer is formed on asubstrate 1. First conductivity-typecrystalline semiconductor particles 2 are deposited on the low-melting-point metal layer 11, on which a second conductivity-typeamorphous semiconductor layer 7 is formed with aninsulating layer 3 interposed between it and the low-melting-point metal layer 11. - FIG. 11 shows a structure in Japanese Patent Publication No. H8-34177 disclosing a method in which a high-melting-
point metal layer 12, a low-melting-point metal layer 11, andsemiconductor microcrystalline particles 13 are deposited on asubstrate 1, and thesemiconductor microcrystalline particles 13 are fused, saturated and gradually cooled so that the semiconductor is grown by liquid phase epitaxial growth, thereby transforming the semiconductormicrocrystalline particles 13 into a polycrystalline thin film. In FIG. 11, thenumeral 14 denotes the opposite conductivity-type polycrystalline or amorphous semiconductor layer, and thenumeral 6 denotes a transparent conductive layer. - However, according to the photoelectric conversion device shown in FIG. 9, the
first aluminum foil 10 needs to be formed with openings into which thesilicon balls 2 are pressed so as to join the n-layer 9 of thesilicon balls 2 to thealuminum foil 10. Therefore, evenness is required for the particle sizes of thesilicon balls 2, which causes high manufacturing costs. - In addition, in the photoelectric conversion device shown in FIG. 10, since the
insulator 3 is formed after securing thecrystalline semiconductor particles 2 on the low-melting-point metal layer 11, theinsulator 3 is formed not only on the low-melting-point metal layer 11 but also on thecrystalline semiconductor particles 2. Accordingly, it is necessary to remove theinsulator 3 on thecrystalline semiconductor particles 2 before forming theamorphous semiconductor layer 7. The number of processes therefore increases necessitating stricter management of the cleaning process and the manufacturing environment, which leads to a high-cost production. - Also, the photoelectric conversion device shown in FIG. 11 has problems that the low melting-
point metal 11 mixes into the first conductivity-type liquid phaseepitaxial polycrystalline layer 13, thereby deteriorating the performance, and that the absence of insulator causes leakage to occur between the layer and thelower electrode 12. - A primary object of the present invention is to provide a photoelectric conversion device having good conversion efficiency that can be manufactured at a low cost, and a manufacturing method thereof.
- A method of manufacturing a photoelectric conversion device according to the present invention comprises the steps of: applying numerous glassparticles having a particle size before baking being 5 to 25% of that of crystalline semiconductor particles to a substrate having an electrode of one side; depositing the crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles(Claim 1).
- According to this method of manufacturing a photoelectric conversion device, since the glassparticles are in the above-mentioned range in particle size, it is possible to apply the insulator to the substrate in a relatively uniform manner. In addition, when the crystalline semiconductor particles are pressed against the substrate, the glassparticles are ejected from between the substrate and the semiconductor particles such that the glassparticles slide into beside the semiconductor particles, so that an ohmic contact can be formed between the substrate and the semiconductor particles.
- A photoelectric conversion device according to the present invention comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator is formed by baking a layer of glassparticles that has been applied to the substrate, the insulator comprising a filler having a particle size being 5 to 25% of that of the crystalline semiconductor particles (claim 4).
- According to this photoelectric conversion device, even when the glassparticles are small in particle size, as long as the filler is in the above-mentioned range in particle size, the glassparticles are ejected along with the filler from between the substrate and the silicon particles to be located beside the silicon particles when the silicon particles are pressed against the substrate.
- Another method of manufacturing a photoelectric conversion device according to the present invention comprises the steps of: applying numerous glassparticles including a filler dispersed therein to a substrate having an electrode of one side; depositing crystalline semiconductor particles on the layer of the glassparticles; pressing the crystalline semiconductor particles against the substrate; and subjecting them to baking, whereby manufacturing a photoelectric conversion device in which the crystalline semiconductor particles and the substrate are in contact together as well as an insulator has been interposed among the crystalline semiconductor particles (claim 7).
- According to this method of manufacturing a photoelectric conversion device, the filler particles that have been dispersed within the glassparticles are dispersed homogeneously within the insulator layer by the melting of the glassparticles at the baking temperature. Accordingly, unevenness in thermal expansion coefficient in the insulator layer is lessened and generation of cracks caused by stress is prevented from occurring in the semiconductor particles.
- In addition, another photoelectric conversion device according to the present invention comprises: a substrate having an electrode of one side; numerous crystalline semiconductor particles deposited on the substrate; and an insulator interposed among the crystalline semiconductor particles, wherein the insulator comprises a material having a thermal expansion coefficient in the range of 30 ×1031 7/° C. to 60 ×1031 7/° C., and a softening point of 500° C. or below (claim 14).
- According to this photoelectric conversion device, numerous crystalline semiconductor particles are deposited on a substrate and heated so that both of them are joined together by alloy portions where both of them are fused, and an insulator is interposed among the numerous crystalline semiconductor particles. The structure being as above, this invention allows for formation of a good insulator in which generation of defects such as cracks and voids is prevented, thereby providing a photoelectric conversion device with high reliability.
- As has been discussed so far, by the method of manufacturing a photoelectric conversion device according to the present invention or by the photoelectric conversion device according to the present invention, it is possible to form a good insulator while contacting a substrate and semiconductor particles together. That is, it is not necessary to bore holes in the electrodes, and single conductivity-type semiconductor particles with low particle size accuracy can be used, as well as light incident on areas where the semiconductor particles are not present can be utilized. Furthermore, the insulator above can prevent current leaks from occurring between the semiconductor layer and the electrode of the substrate.
- Accordingly, it is possible to achieve high conversion efficiency at a lower cost.
- Furthermore, owing to the flexibility in shape, a photoelectric conversion device having little dependence on the light incidence angle can be provided by this invention.
- Structural details of the present invention are hereinafter described referring to the accompanying drawings.
- FIG. 1 is a schematic sectional view of a photoelectric conversion device according to a first or a second embodiment of the present invention.
- FIG. 2 is a schematic sectional view showing another photoelectric conversion device according to the first or the second embodiment of the present invention.
- FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device according to the present invention when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
- FIG. 3B is a schematic sectional view showing partially the photoelectric conversion device according to the present invention after the insulator layer has been baked.
- FIG. 4A is a schematic sectional view showing partially a photoelectric conversion device according to a comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
- FIG. 4B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked.
- FIG. 5A is a schematic sectional view showing partially a photoelectric conversion device according to another comparative example when a semiconductor particle is pressed against a substrate before an insulator layer is baked.
- FIG. 5B is a schematic sectional view showing partially the photoelectric conversion device according to the comparative example after the insulator layer has been baked.
- FIG. 6 is a schematic sectional view showing a photoelectric conversion device according to a third embodiment of the present invention.
- FIG. 7 is a schematic sectional view showing another photoelectric conversion device according to the third embodiment of the present invention.
- FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste forming an insulator.
- FIG. 9 is a schematic sectional view of a conventional photoelectric conversion device.
- FIG. 10 is a schematic sectional view of a conventional photoelectric conversion device.
- FIG. 11 is a schematic sectional view of a conventional photoelectric conversion device.
- FIGS. 1 and 2 illustrate an embodiment of the photoelectric conversion device according to the present invention, wherein the numerals denote parts as follows:1: substrate, la: conductive layer, 2: first conductivity-type semiconductor particles, 3: insulator, 4: conductive layer, 5: protective layer
- The
substrate 1 comprises metal, ceramics, or resin. When thesubstrate 1 comprises an insulator such as ceramics or resin, aconductive layer 1 a needs to be formed on thesubstrate 1 as shown in FIG. 1. When metal is used for thesubstrate 1, thesubstrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers. - The first conductivity-
type semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like added thereto. - The shapes of the
semiconductor particles 2 may comprise polygons, curved surfaces or the like. Preferably, they should comprise curved surfaces, especially spherical shapes so that thesemiconductor particles 2 efficiently push theinsulator layer 3 aside when they are pressed from above theinsulator layer 3 until they come into contact with thesubstrate 1 as mentioned later. Also, by having such convex surfaces, dependence on the light incidence angle can be small. - The particle sizes may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. Incidentally, the
semiconductor particles 2 will be brought into sufficient contact with thesubstrate 1 even when the particle sizes are uneven by using a pressing jig made of a flexible material for pressing thesemiconductor particles 2 from above theinsulator layer 3. - In addition, the
semiconductor particle 2 are not limited to the single conductivity-type semiconductor particles mentioned above, but may be p-type semiconductor particles having surface layers including a n-type impurity such as P and As, or n-type semiconductor particles having surface layers comprising Si, Ge, and a p-type impurity such as B, AL, and Ga. - The
insulator 3 is formed for separating the positive electrode from the negative electrode. The main material for the insulator may be, for example, SiO2, B2O3, Al2O3, CaO, MgO, P2O5, Li2O, SnO, PbO, ZnO, BaO and the like. A paste of glassparticles composed mainly of one or a plurality of the materials above is used. Theinsulator 3 needs to have some degree of hardness or viscosity when placed on thesubstrate 1 so as to temporarily hold thesemiconductor particles 2 pressed thereinto. - The “main material” here refers to a material that fuses at the heat treatment temperature losing its initial shape, and hardens by cooling so as to form a glass structure of the insulating
layer 3. On the other hand, the “filler”, which will be explained later, refers to a material or particles that do not fuse at the heat treatment temperature almost holding the initial shape, and remain within the glass structure of the insulating layer being mixed therein. - The
insulator 3 forms theinsulator layer 3 as well as partly covers thesemiconductor particles 2 by melting when baked at a temperature applied thereto for creating an ohmic junction between thesubstrate 1 and thesemiconductor particles 2 as mentioned later. - What is important here is that the
insulator 3 is applied to thesubstrate 1 before pressing thesemiconductor particles 2 against thesubstrate 1 and heating them, and that theinsulator 3 is pushed aside while thesemiconductor particles 2 are pressed against thesubstrate 1. In this way, thesemiconductor particles 2 can be joined to thesubstrate 1 without having their upper surfaces covered with theinsulator 3 nor being contaminated. Accordingly, mechanical treatments after the joining such as grinding the surfaces of thesemiconductor particles 2 are no longer necessary. - FIG. 8 is a graph showing the particle size distribution of glassparticles included in glass paste for forming an insulator. In the particle size distribution curve, a particle size at which particles having a particle size not more than that particle size account for 5% of the entire particles is indicated as R(5%). The particle size R(5%) is preferably be selected so as to be in the range of 5 to 25% of the average particle size of the
semiconductor particles 2. - When the
semiconductor particles 2 are pressed against thesubstrate 1 so as to be in contact with thesubstrate 1, glassparticles with a particle size R(5%) less than 5% of the average particle size of thesemiconductor particles 2 are too small to be ejected from between thesubstrate 1 and thesemiconductor particles 2 so as to be located beside thesemiconductor particles 2, and therefore remain between thesubstrate 1 and thesemiconductor particles 2. The remaining glass material makes it impossible to form an ohmic junction between thesubstrate 1 andsemiconductor particles 2. - On the other hand, when the particle size R(5%) exceeds 25% of the average particle size of the
semiconductor particles 2, all the glassparticles have too large particle sizes to apply the insulator evenly to the substrate. - In order to remedy the problems above, the particle size R(5%) of the glass material is regulated so as to be in the range of 5 to 25% of the average particle size of semiconductor particles. Accordingly, the insulator can be applied on the substrate in a relatively even manner, and when the
semiconductor particles 2 are pressed against the substrate, the glassparticles are ejected from between thesubstrate 1 and thesemiconductor particles 2 and slide into beside thesemiconductor particles 2 so that thesubstrate 1 and thesemiconductor particles 2 can contact with each other, thereby forming an ohmic junction. - Meanwhile, it is also possible to disperse a filler in the
insulator 3. The filler is a material that does not melt into the main material when the main material is baked and holds the initial shape, which comprises one or a plurality of materials selected from among SiO2, Al2O3, CaO, MgO, TiO2, ZrO2, Si3N4, AlN and the like. - In the particle size distribution curve of a filler, a particle size at which particles having a particle size not more than that particle size account for 5% of the entire particles is indicated as RF (5%). In order to have a filler contained in such a manner, the particle size RF (5%) is preferably selected so as to be in the range of 5 to 25% of the average particle size of the
semiconductor particles 2. In this way, a similar effect can be attained in the joining even when the particle size R(5%) of the glass material is below 5% of the average particle size of thesemiconductor particles 2. This may be explained that the glassparticles are ejected together with the filler being ejected. - The
conductive layer 4 shown in FIGS. 1 and 2 comprises a second conductivity-type semiconductor conductive layer comprising Si and Ge and/or a transparent conductive layer. - The second conductivity-type semiconductor conductive layer is formed by the vapor phase growth method or the like, in which, for example, a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound. The semiconductor layer may be crystalline, amorphous, or mixture of crystalline and amorphous. Since a crystalline conductive layer or a crystalline-amorphous mixed conductive layer has light transmittance higher than that of an amorphous conductive layer, the film thickness thereof can be increased. In addition, since the material used for such a crystalline conductive layer or a crystalline-amorphous mixed semiconductor layer is more stable than that for an amorphous semiconductor layer, they are expected to have higher reliability.
- The transparent conductive layer is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO2, In2O3, ITO, ZnO, TiO2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal layer. The transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose.
- A part of the incident light passes through the
conductive layer 4 at areas where thesemiconductor particles 2 are not present, and is reflected by thesubstrate 1 and directed at thesemiconductor particles 2. This enables the light energy being transmitted in the whole photoelectric conversion device to be efficiently transmitted to thesemiconductor particles 2. - In addition, since the second conductivity-type
semiconductor conductive layer 4 also serves as an electrode, it is not necessary to additionally form a transparent conductive film. The manufacturing process is thus simplified allowing further cost reduction. In this sense, a second conductivity-type semiconductor conductive layer is preferred as theconductive layer 4 to be directly formed on the surfaces of thecrystalline semiconductor particles 2. If a transparent conductive film is formed as an electrode on defective portions generated during the formation of a second conductivity-type semiconductor conductive layer, leakage will occur between the transparent conductive film and thesemiconductor particles 2 located under such defective portions. Also from this point of view, it is preferred that such a transparent conductive film is not formed. - In order to secure good conductivity, the concentration of the microelement in the
semiconductor layer 4 is preferably, for example, from 1 ×1016 to 1 ×1021 atm/cm3. - Furthermore, it is desirable that the second conductivity-type
semiconductor conductive layer 4 is formed along the surfaces of thesemiconductor particles 2 so that the PN-junction is formed in the vicinity of the surface where the light is incident as well as along the convex contours of thesemiconductor particles 2. A wide area is made available for the PN-junction by forming the second conductivity-typesemiconductor conductive layer 4 along the convex contours of thesemiconductor particles 2 so that carriers generated inside thesemiconductor particles 2 can be collected efficiently. - When the
semiconductor particles 2 have upper surface regions of which conductivity type is opposite to the conductivity type of their central portions, it is not necessary to form a second conductivity-type semiconductor conductive layer. However, in such a case, a transparent conductive layer needs to be formed as theconductive layer 4. - It is desirable for the
protective film 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO2-TiO2, tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on theconductive layer 4. Theprotective film 5 needs to be a transparent dielectric because transparency is necessary for a protective film being in contact with the surface where the light is incident, and leakage to thesemiconductor particles 2 located under defective portions of theconductive layer 4 should be prevented from occurring. Incidentally, optimizing the thickness of theprotective film 5 will enable it to function as an antireflection film. - Moreover, it is also possible to provide a patterned electrode comprising fingers and bus bars at regular intervals on the
conductive layer 4 or on theprotective film 5 so as to lower the series resistance, thereby improving the conversion efficiency. - Now, an example of the present invention is described.
- A photoelectric conversion device having the structure shown in FIG. 1 was fabricated. An aluminum layer la was formed 50 μm thick on a
substrate 1 including iron, on which aninsulator 3 was formed such that its thickness after baking was nearly a half the particle size ofsilicon particles 2. - For the insulator, glassparticles of SiO2 ·B2O3 ·PbO system mixed with a binder and a solvent were used. Insulators containing a filler were also used in a part of the example.
- P-
type silicon particles 2 were densely deposited on theinsulator 3 and pressed into theinsulator 3 until they came into contact with the aluminum layer la. The diameter of the p-type silicon particles 2 was varied between two sizes. - Then, heat at a temperature higher than 577° C. was applied so that the
insulator 3 was fused and thesilicon particles 2 were joined to the aluminum layer la. - After carrying out the steps above, the joining condition between the
silicon particles 2 and the aluminum layer la was checked. A result of the observation is shown in Table 1. - In Table 1, the particle size of the glassparticles refers to the aforementioned particle size R(5%), and the particle size of the filler refers to the particle size RF (5%). The “glass particle size ratio (%)” represents [particle size R(5%)/average particle size of silicon particles].
- Samples 1-20 correspond to an embodiment of the present invention.
TABLE 1 Glass Filler Silicon particle particle Sample particle Glassparticle size Filler size (μ Joined or No. size (mm) size (μm) ratio (%) material m) not? 1 0.98 51.1 5.2 — — Yes 2 0.98 62.3 6.4 — — Yes 3 0.98 87.7 8.9 — — Yes 4 0.98 102.2 10.4 — — Yes 5 0.98 205.1 20.9 — — Yes 6 0.98 241.2 24.6 — — Yes 7 0.98 51.1 5.2 SiO2 51.1 Yes 8 0.98 51.1 5.2 Al2O3 51.1 Yes 9 0.98 51.1 5.2 CaO 51.1 Yes 10 0.98 51.1 5.2 MgO 51.1 Yes 11 0.98 51.1 5.2 TiO2 51.1 Yes 12 0.98 51.1 5.2 Steatite 51.1 Yes 13 0.98 51.1 5.2 Zircon 51.1 Yes 14 0.98 51.1 5.2 Cordierite 51.1 Yes 15 0.98 62.3 6.4 SiO2 62.3 Yes 16 0.98 241.2 24.6 SiO2 241.2 Yes 17 0.68 35.4 5.2 — — Yes 18 0.68 44.0 6.5 — — Yes 19 0.68 145.5 21.4 — — Yes 20 0.68 176.0 25.8 — — Yes 21 0.98 4.2 0.04 — — No 22 0.98 35.4 3.6 — — No 23 0.98 44.0 4.5 — — No 24 0.98 290.8 29.7 — — Yes 25 0.98 290.8 29.7 SiO2 290.8 Yes 26 0.68 4.2 0.06 — — No 27 0.68 30.3 4.5 — — No 28 0.68 205.1 80.2 — — Yes - In the samples 21-23 where
silicon particles 2 having a particle size of 0.98 mm were used, the glass particle size ratios were below 5%. In these samples, when thesilicon particles 2 were pressed, the glassparticles between the aluminum layer la and thesilicon particles 2 were not thoroughly ejected and remained between the aluminum layer la and thesilicon particles 2, therefore the joining was impossible. - In the cases of samples24 and 28 where the glass particle size ratios exceeded 25%, the glassparticles were ejected from between the
aluminum layer 1 a and thesilicon particles 2, and the joining was accomplished. However, due to the excessively large particle size of the glassparticles, the coating of theinsulator 3 was not evenly formed. - As for the samples 1-6 where the glass particle size ratios were within the range of 5 to 25%, the coating of the
insulator 3 was evenly formed, as well as the glassparticles were ejected from between thealuminum layer 1 a and thesilicon particles 2 to be located beside thesilicon particles 2 in each case, so that they had good joining conditions. - The samples7-16, each of which included a filler whose particle size RF was in the range of 5 to 25% of the average particle size of the
silicon particles 2, had good joining conditions similarly to the samples 1-6. - The coating of the insulator was not evenly formed in the sample 25 similarly to the sample24.
- In the cases of the samples26 and 27 where silicone particles with a particle size of 0.68 mm were used, the glassparticles between the
aluminum layer 1 a and thesilicon particles 2 were not thoroughly ejected and the joining conditions were not good similarly to the samples 21-23. - On the other hand, in the samples17-20 where
silicon particles 2 having a particle size of 0.68 mm were used, the coating of theinsulator 3 was evenly formed, as well as the glassparticles were ejected from between thealuminum layer 1 a and thesilicon particles 2 to be located beside thesilicon particles 2, they therefore had good joining conditions as in the samples 1-6. - It has been understood from the results above that preferred particle size R(5%) of the glassparticles and the particle size RF (5%) of the filler are in the range of 5 to 25% of the average particle size of the
silicon particles 2. - Incidentally, the same effect was observed in the case of using a single-layered substrate including aluminum (See FIG. 2.) for the
substrate 1. - Furthermore, in order to find out relation between the particle size of glassparticles and that of filler, each sample listed in Table 2 was checked out in terms of rate of successful joining, in which 50
silicon particles 2 were used.TABLE 2 Glass Filler Silicon particle particle size Rate of Sample particle size size Glass particle Filler Filler particle ratio successful No. (mm) (μm) size ratio (%) material size (μm) (%) joining (%) 7 0 98 51 1 5 2 SiO2 51 1 5 2 100 29 0 98 30 3 4 5 SiO2 62 3 6 4 92 30 0 98 4 2 0 06 SiO2 51 1 5 2 74 31 0 98 4 2 0 06 SiO2 30 3 4 5 8 23 0 98 44 0 4 5 — — — 28 - In Table 2, the “filler particle size ratio (%)” fers to [filler particle size RF (5%)/average particle size of silicone particles].
- The rate of successful joining was 100% in the
sample 7, while it was over 60% in each of the samples 29 and 30. The reason for this is considered that even when the glassparticles were small, as long as the filler particles were large, the glassparticles were ejected along with the filler being ejected from between thealuminum layer 1 a and thesilicon particles 2 to be located beside thesilicon particles 2 when thesilicon particles 2 were pressed against thealuminum layer 1 a. - Meanwhile, in the case of the sample23 including only glassparticles whose particle size ratio was below 5%, the rate of successful joining was 28%, which meant that ejection of the glassparticles from between the
aluminum layer 1 a and thesilicon particles 2 was insufficient. - In the
sample 31 where the particle size ratio of the glassparticles and that of the filler were both below 5%, the rate of successful joining was the lowest 8%, which revealed that ejection of the glassparticles from between thealuminum layer 1 a and thesilicon particles 2 was insufficient. - Accordingly, it has been understood that the effect on the joining can still be expected even when the particle size ratio of the glassparticles is less than 5% as long as the particle size ratio of the filler is more than 5%.
- The structure of a photoelectric conversion device according to the second embodiment of the present invention is shown in FIGS. 1 and 2. A
substrate 1, aconductive layer 1 a, a first conductivity-type semiconductor particles 2, aconductive layer 4, and aprotective film 5 shown in FIGS. 1 and 2 correspond to those in the first embodiment. Explanation of these is therefore omitted. - Also, in the same manner as explained referring to the first embodiment, the
insulator 3 is applied to thesubstrate 1 before pressing thesemiconductor particles 2 against thesubstrate 1 and heating them, the fusedinsulator 3 is pushed aside when thesemiconductor particles 2 are pressed against thesubstrate 1 so as to form an ohmic junction between thesubstrate 1 and thesemiconductor particles 2, and the fusedinsulator 3 forms aninsulator layer 3 so as to partially cover thesemiconductor particles 2 in this embodiment. - Unlike in the first embodiment, it is essential for the
insulator 3 to include a filler in this second embodiment. The main material of theinsulator 3 comprises, for example, SiO2, B2O3, Al2O3, CaO, MgO, P2O, SnO, PbO, ZnO, BaO and the like. A paste of glassparticles comprising one or a plurality of these materials as the main component is used. - The filler does not melt into the main material holding its initial shape when the main material is baked, and comprises one or a plurality of materials such as SiO2, Al2O3, CaO, MgO, TiO2, ZrO2, Si3N4, AlN and the like.
- The relation between the glassparticles and the filler is hereinafter described.
- FIG. 3A is a schematic sectional view showing partially a photoelectric conversion device when a
semiconductor particle 2 is pressed against asubstrate 1 before aninsulator 3 is baked, and FIG. 3B is a schematic sectional view of the same after theinsulator 3 has been baked. Glassparticles are denoted by 31, and filler particles dispersed within the glassparticles are denoted by 32. - The
filler particles 32 having a particles size smaller than that of theglassparticles 31 are baked together with the main material and then crushed so as to form glassparticles 31 having thefiller particles 32 dispersed therein. - By using
such glassparticles 31, when thesemiconductor particle 2 is pressed against thesubstrate 1 so as to be contacted therewith, theglassparticles 31 are ejected from between thesubstrate 1 and thesemiconductor particle 2 to be located beside thesemiconductor particle 2 enabling ohmic junction to be formed at the temperature of baking carried out thereafter. In addition, since theglassparticles 31 melt at the baking temperature, thefiller particles 32 that have been dispersed within theglassparticles 31 are evenly dispersed inside the insulator layer 3 (See FIG. 3B). This reduces unevenness in thermal expansion coefficient, thereby preventing thesemiconductor particle 2 from cracking due to stress. - When an
insulator 3 is formed by mixingglassparticles 31 without including a filler withfiller particles 32 having a particle size smaller than that of theglassparticles 31 as shown in FIG. 4A, due to the too small particle size of the filler, there are cases where thefiller particles 32 are not thoroughly ejected from between thesubstrate 1 and thesemiconductor particles 2 to be located beside thesemiconductor particles 2 and remain between thesubstrate 1 and thesemiconductor particles 2, hindering thesubstrate 1 from contacting with the semiconductor particles 2 (Refer to FIG. 4B). - Meanwhile, when the particle size RF (5%) of the filler is 10 μm or less, unevenness in thermal expansion coefficient is reduced. However, when it exceeds 10μm, cracks 6 are generated in the
semiconductor particles 2 due to stress caused by unevenness in thermal expansion coefficient. - As shown in5A, when an
insulator 3 is formed by mixingglassparticles 33 withfiller particles 34 having a particle size as large as that ofglassparticles 33, unevenness in thermal expansion coefficient is generated after baking, which causessemiconductor particles 2 to havecracks 6 due to stress (See FIG. 5B). - Now, another example of the photoelectric conversion device according to the present invention is described.
- A photoelectric conversion device as shown in FIG. 1 was fabricated. A 50 m
thick aluminum layer 1 a was formed on asubstrate 1 including iron, to which aninsulator 3 was applied such that the thickness thereof after baking became nearly a half of the particle size of thesilicon particles 2. - For the
insulator 3, glassparticles of Sio2 B203 PbO system mixed with a binder and a solvent were used. The material for theinsulator 3 was varied according to the case. - Regarding the manner of mixing a filler, a manner in which fine particles of a filler are dispersed within glassparticles is referred to as “within particles”, while a manner in which a filler is dispersed outside glassparticles is referred to as “outside particles”.
- P-
type silicon particles 2 were densely disposed on theinsulator 3 and pressed into theinsulator 3 so as to be contacted with thealuminum layer 1 a. The diameter of the p-type silicon particle 2 was varied between two sizes. - Then, heat at a temperature higher than 577° C. was applied so that the
insulator 3 was fused and thesilicon particles 2 were joined to thealuminum layer 1 a. - After going through the steps above, the joining condition between the
silicon particles 2 and thealuminum layer 1 a, and cracking due to stress in thesilicon particles 2 were checked. A result of the observation is shown in Table 3. Samples 41-63 correspond to an embodiment of the present invention.TABLE 3 Silicon Glass Sample particle size particle size Glass particle Filler particle No. (mm) (μm) size ratio (%) Filler material size (μm) A B C 41 0 98 51 1 5 2 Al2O3 4 2 IN Yes No 42 0 98 62 3 6 4 Al2O3 4 2 IN Yes No 43 0 98 87 7 8 9 Al2O3 4 2 IN Yes No 44 0 98 102 2 10 4 Al2O3 4 2 IN Yes No 45 0 98 205 1 20 9 Al2O3 4 2 IN Yes No 46 0 98 241 2 24 6 Al2O3 4 2 IN Yes No 47 0 98 51 1 5 2 Al2O3 1 1 IN Yes No 48 0 98 51 1 5 2 Al2O3 9 7 IN Yes No 49 0 98 51 1 5 2 SiO2 3 3 IN Yes No 50 0 98 51 1 5 2 CaO 2 8 IN Yes No 51 0 98 51 1 5 2 MgO 4 5 IN Yes No 52 0 98 51 1 5 2 TiO2 4 3 IN Yes No 53 0 98 51 1 5 2 Si3N4 4.0 IN Yes No 54 0 98 51 1 5 2 AlN 4 1 IN Yes No 55 0 98 51 1 5 2 Steatite 5 1 IN Yes No 56 0 98 51 1 5 2 Zircon 3 1 IN Yes No 57 0 98 51 1 5 2 Cordierite 5 3 IN Yes No 58 0 68 35 4 5 2 Al2O3 4 2 IN Yes No 59 0 68 44 0 6 5 Al2O3 4 2 IN Yes No 60 0 68 145 5 21.4 Al2O3 4 2 IN Yes No 61 0 68 176 0 25 8 Al2O3 4 2 IN Yes No 62 0 68 44 0 6 5 Al2O3 1 1 IN Yes No 63 0 68 44 4 6 5 Al2O3 9 7 IN Yes No 64 0 98 51 1 5 2 Al2O3 4 2 OUT No No 65 0 98 51 1 5 2 Al2O3 51 1 OUT Yes Yes 66 0 98 35 4 3 6 Al2O3 4 2 IN No No 67 0 98 44 0 4 5 Al2O3 4 2 IN No No 68 0 98 290 8 29 7 Al2O3 4 2 IN No No 69 0 98 51 1 5 2 Al2O3 12 2 IN Yes Yes 70 0 68 35 4 5 2 Al2O3 4 2 OUT No No 71 0 68 35 4 5 2 Al2O3 35 4 OUT Yes Yes 72 0 68 30 3 4 5 Al2O3 4 2 IN No No 73 0 68 205 1 30 2 Al2O3 4 2 IN No No 74 0 68 44 0 6 5 Al2O3 12 2 IN Yes Yes - In the samples66 and 67 where
silicon particles 2 having a particle size of 0.98 mm were used, the glass particle size ratios R (5%)were below 5% of the average particle size of thesilicon particles 2. In these samples, when thesilicon particles 2 were pressed, the glassparticles were not thoroughly ejected and remained between thealuminum layer 1 a and thesilicon particles 2, for which joining was impossible. - In the case of the sample68 where the glass particle size ratio exceeded 25%, the glassparticles were ejected from between the
aluminum layer 1 a and thesilicon particles 2, and joining was accomplished. However, due to the excessively large particle size of the glassparticles, the coating of theinsulator 3 was not evenly formed. - As for the samples41-46 where the glass particle size ratios were within the range of 5 to 25%, the coating of the
insulator 3 was evenly formed, as well as the glassparticles were ejected from between thealuminum layer 1 a and thesilicon particles 2 to be located beside thesilicon particles 2, so that they had good joining conditions (FIG. 3B). - In the samples49-57 each of which included a filler whose particle size ratio was within the range of 5 to 25%, the joining conditions were as good as those in the samples 41-46.
- In the case of the sample64 where fine particles of a filler were dispersed outside the glassparticles, the filler particles were not thoroughly ejected and remained between the
aluminum layer 1 a and thesilicon particles 2, for which the joining condition was not good (See FIG. 4b). - As for the sample65 where filler particles having a particle size as large as that of the glassparticles were used, the glassparticles and filler particles were ejected from between the aluminum layer la and the
silicon particles 2 to be located beside thesilicon particles 2, so that the joining condition was good. However, cracks 6 were generated in thesilicon particles 2 after the baking (See FIG. 5B). This may be explained that unevenness was generated in thermal expansion coefficient of the insulator due to the large filler particles, which generated stress that caused generation of the cracks. - In the cases of the samples70 and 72 where silicone particles with a particle size of 0.68 mm were used, the glassparticles or the filler particles were not thoroughly ejected and remained between the
aluminum layer 1 a and thesilicon particles 2 as in the samples 64, 66, and 67, for which joining was impossible (FIG. 4B). - In the sample73 where the particle size ratio of the glassparticles exceeded 25%, due to the too large particle size, the coating of the insulator was not evenly formed similarly to the case of sample 68.
- As for the samples58-61, similarly to the samples 41-46, the coating of the insulator was formed in a relatively even manner as well as the glassparticles were ejected from between the
aluminum layer 1 a and thesilicon particles 2 to be located beside thesilicon particles 2, by which joining was accomplished in a good condition in each of the samples (See FIG. 3B). - In the case of the sample71 where filler particles having a particle size as large as that of the glassparticles were used, although joining was accomplished in a good condition, cracks 6 were generated in the
silicon particles 2 after the baking as in the case of the sample 65 (See FIG. 5B). - When the particle size RF (5%) of the filler to be dispersed within the glassparticles was below 10μm as in the samples 47, 48, 62, and 63, cracking did not occur in the
silicon particles 2 after the baking and joining was accomplished in a good condition. However, when the particle size RF (5%)exceeded 10μm as in the samples 69 and 74, cracking occurred in thesilicon particles 2, although it was little. - The above-described results have revealed that a good joining condition can be obtained when the particle size R(5%) of the glassparticles is in the range of 5 to 25% of the average particle size of the
silicon particles 2, and that by dispersing a filler comprising fine particles whose particle size RF (5%) is less than 10 μm within the glassparticles, generation of unevenness in thermal expansion coefficient is reduced so that cracking is prevented from occurring in thesilicon particles 2. - Incidentally, similar effects were observed when a single-layered substrate comprising aluminum (FIG. 2) was used.
- FIGS. 6 and 7 illustrate photoelectric conversion devices according to the third embodiment of this invention.
- In FIGS. 6 and 7, the numerals denote parts as follows:1: substrate, 1 a: conductive layer, 2: crystalline semiconductor particle, 3: insulator comprising glass material, 4: semiconductor layer, 5: protective layer, 15: joint between the
substrate 1 and thecrystalline semiconductor particle 2 - The
substrate 1 comprises metal, ceramics or resin. When thesubstrate 1 comprises an insulator such as ceramics or resin, aconductive layer 1 a needs to be formed on thesubstrate 1 as shown in FIG. 7. When metal is used for thesubstrate 1, thesubstrate 1 is formed as a single metal layer or a combined layer comprising different kinds of metal layers. - The
crystalline semiconductor particles 2 comprise Si, Ge, and a small amount of a p-type impurity such as B, Al, and Ga, or a n-type impurity such as P, As, and the like added thereto. Thealloy portion 15 is formed in such a manner that with thesubstrate 1 and thecrystalline semiconductor particles 2 being in contact with each other, baking is carried out at a temperature higher than 577° C., which is the eutectic temperature of Al and Si. Thealloy portion 15 is a region where Al, the material of thesubstrate 1, and the material of thecrystalline semiconductor particle 2 in the part being in contact with thesubstrate 1 melt together. In the first conductive-type region in contact with thealloy portion 15, Al, the material of thesubstrate 1, is diffused, and a highly concentrated impurity layer (for example, p+layer) is formed. - When forming a conductive diffusion region is simply aimed at, it is achieved by heating at a temperature below 577° C., which is the eutectic temperature of Al and Si. However, in such a case, the connection between the
substrate 1 and thecrystalline semiconductor particles 6 is so weak that thecrystalline semiconductor particles 6 leave thesubstrate 1, which makes it impossible for the device to maintain the structure as a solar cell. - The particle sizes of the
crystalline semiconductor particles 2 may be even or uneven. However, uneven particle sizes will be advantageous to make the device less expensive, because an additional process is necessary in order to uniformize the particle sizes. In addition, providing thecrystalline semiconductor particles 2 with convex surfaces reduces dependence on the light incidence angle. - Preferably, the particle size of the
particles 2 should be in the range of 10-500 μm. At particle sizes less than 10 μm, thecrystalline semiconductor particles 2 completely melt when joined to thesubstrate 1, thus causing leakage between theparticles 2 and thesemiconductor layer 4 disposed thereon. Also, using semiconductor particles with diameters exceeding 5009 μm makes no difference in the amount of the semiconductor material to be used from the amount used in conventional flat plate photoelectric conversion devices, which neutralizes the material-saving advantage of using spherical particles. - The
crystalline semiconductor particle 2 may comprise a peripheral portion comprising a small amount of a p-type impurity such as B, Al, and Ga or a n-type impurity such as P, As and the like. - The
insulator 3 comprises an insulating material for separating the positive electrode from the negative electrode. The characteristics of the insulating material should be such that the thermal expansion coefficient is from 30 ×1031 7 /°C. to 60 ×1031 7 /20 C. and the softening point is below 500° C. When the thermal expansion coefficient is below 30 ×1031 7, the difference in thermal expansion coefficient between the insulator and the substrate comprising aluminum (the thermal expansion coefficient of aluminum: 240 ×1031 7 /° C.) is so great that cracks are generated in the surface of theinsulator 3 after the formation thereof. When the thermal expansion coefficient exceeds 60 ×10−7 /° C. the difference in thermal expansion coefficient between the insulator and the crystalline semiconductor particles 2 (for example, the thermal expansion coefficient of Si is 26 ×10−7 /° C. ) is SO great that cracks are generated in thecrystalline semiconductor particles 2 and theinsulator 3 around them. Regarding the softening point, it is necessary for the insulator not to melt or be decomposed at the temperature for forming the semiconductor layer. In addition, when the softening point exceeds 500° C., the insulating material does not melt at a temperature around 577° C., which is the temperature for joining thesubstrate 1 to thecrystalline semiconductor particles 2, and defects such as voids are generated, so that the insulator fails to cover the exposed surface of thesubstrate 1 and is unable to function as an insulator. Accordingly, the softening point should preferably be in the range of 200-500° C. in consideration of the temperature for forming an amorphous semiconductor layer, and more desirably, it should be in the range of 350-500° C. in consideration of the temperature for forming a semiconductor layer comprising a mixture of amorphous and crystalline semiconductors. - The material for the
insulator 3 may be of any kind that satisfies above mentioned conditions, which is, for example, a single glass material for low-temperature firing mainly comprising materials selected arbitrarily from among SiO2, B2 0 3, Al2O3, CaO, MgO, P2O5, Li2O, SnO2, PbO, ZnO, BaO, TiO2 and the like, or a material having a filler combined therewith in which the filler comprises one or a plurality of the materials listed above. Theinsulator 3 may be formed simultaneously with the joining of the numerouscrystalline semiconductor particles 2 deposited on thesubstrate 1 to thesubstrate 1, or after the joining. Or, the surface after the formation of the insulator may be treated by etching or the like. - The
semiconductor layer 4 comprises, for example, Si, and is formed by the vapor growth method in which a vapor-phase phosphorous system compound that is a n-type impurity or a vapor-phase boron system compound that is a p-type impurity is added in a small amount to a vapor-phase silane compound. The semiconductor may be crystalline, amorphous, or mixture of crystalline and amorphous. However, in view of light transmittance, the semiconductor should preferably be crystalline or mixture of crystalline and amorphous. Concerning the light transmittance, a part of the incident light passes through thesemiconductor layer 4 at areas where thecrystalline semiconductor particles 3 are not present, and is reflected by thesubstrate 1 located below the layer and directed at thesemiconductor particles 2 so that the light energy being transmitted in the whole photoelectric conversion device is efficiently transmitted to thecrystalline semiconductor particles 2. - Regarding the conductivity, the concentration of the microelement in the
semiconductor layer 4 may be high, which is, for example, from 1 ×1016 to 1 ×1021 atm/cm3. - In addition, the
semiconductor layer 4 is preferably formed along the surfaces of thecrystalline semiconductor particles 2 as well as along the convex contours of thecrystalline semiconductor particles 2. A wide area is made available for the PN-junction by forming thesemiconductor layer 4 along the convex contours of thecrystalline semiconductor particles 2 so that carriers generated inside thecrystalline semiconductor particles 2 can be collected efficiently. Incidentally, when thecrystalline semiconductor particles 2 comprise peripheral portions including a n-type impurity such as P and As, or a p-type impurity such as B, Al, and Ga, thesemiconductor layer 4 may be omitted and instead, a transparent conductive layer that is mentioned later may be formed over the semiconductor particles. - A transparent conductive layer, which serves as the electrode of the other side, may be formed on the
semiconductor layer 4. It is formed by a film-forming method such as the sputtering technique or the vapor growth method, or paint-and-baking method, in which one or a plurality of compounds selected from among SnO2, In2O3, ITO, ZnO, TiO2 and the like are used to form an oxide film, or one or a plurality of metals selected from among Ti, Pt, Au and the like are used to form a metal film. The transparent conductive layer can be expected to have the effect of an antireflection film when the film thickness is selected for such a purpose. Meanwhile, it is necessary for the transparent conductive layer to be transparent so that a part of the incident light passes through the transparent conductive layer at areas where thecrystalline semiconductor particles 2 are not present and reflected by thesubstrate 1 and directed to thecrystalline semiconductor particles 2. This enables the light energy being transmitted in the whole photoelectric conversion device to be efficiently transmitted to thecrystalline semiconductor particles 2. Furthermore, the transparent conductive layer should preferably be formed along the surface of thesemiconductor layer 4 or the surfaces of thecrystalline semiconductor particles 2 as well as along the convex contours of thecrystalline semiconductor particles 2. A wide area will be made available for the PN-junction by forming the transparent conductive layer along the convex contours of thecrystalline semiconductor particles 2 so that carriers generated within thecrystalline semiconductor particles 2 can be collected efficiently. - Also, it is possible to form a
protective layer 5 on thesemiconductor layer 4 or the transparent conductive layer. It is desirable for theprotective layer 5 to have the properties of a transparent dielectric. It is formed by the CVD method, the PVD method or the like, in which, for example, one or a plurality of materials selected from among silicon oxide, cesium oxide, aluminum oxide, silicon nitride, titanium oxide, SiO2-TiO2, tantalum oxide, yttrium oxide are used to form a single layer or a combined layer on thesemiconductor layer 4 or theconductive layer 6. Theprotective layer 5 needs to be transparent because it is in contact with the surface where the light is incident. Also, theprotective layer 5 needs to be a dielectic for preventing leakage from occurring between thesemiconductor layer 4 or theconductive layer 6 and the outside thereof. Incidentally, optimizing the thickness of theprotective layer 5 will enable it to function as an antireflection film. - Moreover, in order to lower the series resistance, it is also possible to provide a patterned electrode (the other electrode) comprising fingers and bus bars at regular intervals on the
semiconductor layer 4 or on theconductive layer 6 so as to directly or indirectly connect it to thesemiconductor layer 4, thereby improving the conversion efficiency. - Samples81-91 were prepared by the following procedure.
- A 50μm
thick aluminum layer 1 a was formed on asubstrate 1 including iron. Aninsulator 3 was formed by using a single glass material for low-temperature firing mainly comprising a material selected arbitrarily from among SiO2, B2O3, Al2O3, CaO, MgO, P2O5, Li2O, SnO2, PbO, ZnO, BaO, TiO2 and the like, or pasted glassparticles having a filler combined therewith that comprised one or a plurality of materials listed above, and was applied to thealuminum layer 1 a such that the thickness of theinsulator 3 after baking became nearly a half of the particle size of thesilicon particles 2. P-type silicon particles 2 whose major particle size was 250μm were densely deposited on theinsulator 3 and pressed thereinto until they came into contact with thealuminum layer 1 a. Then, heat at a temperature in the vicinity of 577° C. was applied so that the insulator was fused and thesilicon particles 2 were joined to thealuminum layer 1 a. - Through the steps above, samples were fabricated (five pieces for each) by varying the material of the
insulator 3, and whether cracking due to stress occurred in thesilicon particles 2 or theinsulator 3, and the melting state of theinsulator 3 were checked. The result is shown in Table 4. Samples 81-88 correspond to an embodiment of this invention.TABLE 4 Sample Thermal expansion Softening point No. coefficient (× 10−7/° C.) (° C.) Generation of cracks Melting state of insulator 81 32 410 None Melted 82 41 390 None Melted 83 51 390 None Melted 84 60 398 None Melted 85 56 353 None Melted 86 54 450 None Melted 87 51 490 None Melted 88 41 390 None Melted 89 28 450 Generated all over the Melted insulator 90 65 400 Generated around the Melted silicon particles 91 47 515 None Not melted - The samples81-84, 89 and 90 are ones in which the thermal expansion coefficient of the
insulator 3 was varied. - In the sample89, although the
insulator 3 was fused, it had cracks in the whole surface. This may be explained that theinsulator 3 had a thermal expansion coefficient of less than 30 ×1031 7/° C., which differed from the thermal expansion coefficient of the aluminum (240 ×10−7/° C.)used for the substrate so greatly that cracking occurred after the formation of the insulator. Such cracking causes leakage to occur, which is a problem in terms of reliability. - The sample90 had cracking generated around the
silicon particles 2. The cause of this is considered that the thermal expansion coefficient of the insulator exceeding 60 ×10−7 /° C. differed from the thermal expansion coefficient of the silicon particles 2 (26 ×10−7/° C.) so greatly that cracking occurred after the formation of the insulator. - On the other hand, no cracking occurred in the samples81-84 and the glassparticles melted so that an insulator film was duly formed. The results shown above have revealed that the thermal expansion coefficient of the insulator should preferably be in the range of 30 ×10−7/° C. to 60 ×10−7/° C.
- In the samples85-87, and 91, the softening point of the
insulator 3 was varied. In the sample 91, the glassparticles did not completely melt at the baking temperature in the vicinity of 577° C. for joining thesilicon particles 2 to thealuminum layer 1 a, and voids were generated. This is considered to be caused by the too high softening point of the insulator exceeding 5000° C. On the other hand, in the samples 85-87, the glassparticles melted and an insulator film was formed without generation of voids or cracks. From the results above, it has been understood that the softening point of the insulator is preferably below 500° C. - Meanwhile, the sample88 was made as follows: A 50 μm
thick aluminum layer 1 a was formed on asubstrate 1 including iron, on which p-type silicon particles 2 whose major particle size was 250 μm were densely deposited. Then, heat at a temperature in the vicinity of 577° C., which is the eutectic temperature of Al and Si, was applied so as to join thesubstrate 1 to the p-type silicon particles 2. Subsequently, clearances among thesilicon particles 2 were filled with glassparticles whose thermal expansion coefficient and softening point were in the aforementioned ranges, and baking was carried out at a temperature below the temperature at which thesubstrate 1 and the p-type silicon particles 2 are joined together, thereby forming aninsulator 3. In this sample, the insulator film was successfully formed with the glassparticles being melted without generation of voids, and no cracking occurred. - From the discussion so far, it has been confirmed that a good insulator that is prevented from having defects such as cracks and voids can be formed by the photoelectric conversion device according to the present invention.
Claims (14)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-227639 | 2000-07-27 | ||
JP2000227639A JP2002043603A (en) | 2000-07-27 | 2000-07-27 | Photoelectric converter |
JP2000258026A JP2002076386A (en) | 2000-08-28 | 2000-08-28 | Manufacturing method of photoelectric conversion device |
JP2000-258026 | 2000-08-28 | ||
JP2000-396716 | 2000-12-27 | ||
JP2000396716A JP2002198550A (en) | 2000-12-27 | 2000-12-27 | Photoelectric conversion device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020036009A1 true US20020036009A1 (en) | 2002-03-28 |
US6437234B1 US6437234B1 (en) | 2002-08-20 |
Family
ID=27344187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/917,140 Expired - Fee Related US6437234B1 (en) | 2000-07-27 | 2001-07-26 | Photoelectric conversion device and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US6437234B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1693903A1 (en) * | 2005-02-18 | 2006-08-23 | Clean Venture 21 Corporation | Method of fabricating an array of spherical solar cells |
US20110146744A1 (en) * | 2009-12-23 | 2011-06-23 | General Electric Company | Photovoltaic cell |
WO2011159578A2 (en) * | 2010-06-14 | 2011-12-22 | Versatilis Llc | Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby |
US20130011958A1 (en) * | 2003-05-21 | 2013-01-10 | Roscheisen Martin R | Photovoltaic devices fabricated from nanostructured template |
EP2530723A3 (en) * | 2011-06-03 | 2014-01-15 | Sony Corporation | Photovoltaic device comprising silicon microparticles |
US20160043287A1 (en) * | 2013-07-03 | 2016-02-11 | Pacific Light Technologies Corp. | Network of semiconductor structures with fused insulator coating |
KR101976673B1 (en) * | 2017-12-19 | 2019-05-10 | 한국에너지기술연구원 | Silicon solar cell |
US11205741B2 (en) | 2011-11-09 | 2021-12-21 | Osram Opto Semiconductors Gmbh | Method for forming a composite having semiconductor structures including a nanocrystalline core and shell embedded in a matrix |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6620996B2 (en) * | 2000-05-29 | 2003-09-16 | Kyocera Corporation | Photoelectric conversion device |
US6620997B2 (en) * | 2000-10-30 | 2003-09-16 | Kyocera Corporation | Photoelectric conversion device |
US6706959B2 (en) * | 2000-11-24 | 2004-03-16 | Clean Venture 21 Corporation | Photovoltaic apparatus and mass-producing apparatus for mass-producing spherical semiconductor particles |
US6563041B2 (en) * | 2000-11-29 | 2003-05-13 | Kyocera Corporation | Photoelectric conversion device |
US6653552B2 (en) * | 2001-02-28 | 2003-11-25 | Kyocera Corporation | Photoelectric conversion device and method of manufacturing the same |
US6664567B2 (en) * | 2001-06-28 | 2003-12-16 | Kyocera Corporation | Photoelectric conversion device, glass composition for coating silicon, and insulating coating in contact with silicon |
EP1521309A1 (en) * | 2003-10-02 | 2005-04-06 | Scheuten Glasgroep | Series connection of solar cells with integrated semiconductor bodies, method of production and photovoltaic module with series connection |
KR100807238B1 (en) * | 2007-10-09 | 2008-02-28 | 전남대학교산학협력단 | Photoelectrode of dye-sensitized solar cell containing glass powder |
DE102008040147A1 (en) * | 2008-07-03 | 2010-01-28 | Crystalsol Og | Process for producing a monocrystalline membrane for a solar cell and monocrystal membrane together with a solar cell |
KR20100093240A (en) * | 2009-02-16 | 2010-08-25 | 엘지디스플레이 주식회사 | Thin film solar cells and manufacturing method for the same |
US9525097B2 (en) * | 2013-03-15 | 2016-12-20 | Nthdegree Technologies Worldwide Inc. | Photovoltaic module having printed PV cells connected in series by printed conductors |
US9293611B1 (en) * | 2014-09-24 | 2016-03-22 | Huey-Liang Hwang | Solar cell structure and method for fabricating the same |
KR102443696B1 (en) | 2016-05-31 | 2022-09-15 | 삼성전자주식회사 | method of manufacturing semiconductor device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2326156A1 (en) * | 1973-05-23 | 1974-12-12 | Photophysics | PHOTOELECTRIC COMPONENT AND METHOD OF MANUFACTURING THE SAME |
JPS55158678A (en) * | 1979-05-29 | 1980-12-10 | Agency Of Ind Science & Technol | Manufacture of solar cell |
JPH0754855B2 (en) | 1984-09-04 | 1995-06-07 | テキサス インスツルメンツ インコーポレイテッド | How to make a solar array |
US4806495A (en) * | 1984-09-04 | 1989-02-21 | Texas Instruments Incorporated | Method of making solar array with aluminum foil matrix |
US4872607A (en) * | 1988-02-04 | 1989-10-10 | Texas Instruments Incorporated | Method of bonding semiconductor material to an aluminum foil |
JPH03228379A (en) * | 1990-02-02 | 1991-10-09 | Mitsubishi Electric Corp | Substrate for solar cell |
JP3228379B2 (en) | 1993-08-06 | 2001-11-12 | 古河電気工業株式会社 | Clamping device for ridged wires |
US5415700A (en) * | 1993-12-10 | 1995-05-16 | State Of Oregon, Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Concrete solar cell |
CH687688A5 (en) | 1994-01-31 | 1997-01-31 | Grapha Holding Ag | A process for the production of books or brochures. |
US5674325A (en) * | 1995-06-07 | 1997-10-07 | Photon Energy, Inc. | Thin film photovoltaic device and process of manufacture |
-
2001
- 2001-07-26 US US09/917,140 patent/US6437234B1/en not_active Expired - Fee Related
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130011958A1 (en) * | 2003-05-21 | 2013-01-10 | Roscheisen Martin R | Photovoltaic devices fabricated from nanostructured template |
US20060185716A1 (en) * | 2005-02-18 | 2006-08-24 | Clean Venture 21 Corporation | Method for producing photovoltaic device and photovoltaic device |
EP1693903A1 (en) * | 2005-02-18 | 2006-08-23 | Clean Venture 21 Corporation | Method of fabricating an array of spherical solar cells |
US8597971B2 (en) | 2005-02-18 | 2013-12-03 | Clean Venture 21 Corporation | Method for producing photovoltaic device and photovoltaic device |
US8338690B2 (en) | 2005-02-18 | 2012-12-25 | Clean Venture 21 Corporation | Method for producing photovoltaic device and photovoltaic device |
US20110146744A1 (en) * | 2009-12-23 | 2011-06-23 | General Electric Company | Photovoltaic cell |
CN102117846A (en) * | 2009-12-23 | 2011-07-06 | 通用电气公司 | Photovoltaic cell |
WO2011159578A2 (en) * | 2010-06-14 | 2011-12-22 | Versatilis Llc | Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby |
WO2011159578A3 (en) * | 2010-06-14 | 2012-02-23 | Versatilis Llc | Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby |
US8859310B2 (en) | 2010-06-14 | 2014-10-14 | Versatilis Llc | Methods of fabricating optoelectronic devices using semiconductor-particle monolayers and devices made thereby |
EP2530723A3 (en) * | 2011-06-03 | 2014-01-15 | Sony Corporation | Photovoltaic device comprising silicon microparticles |
US11205741B2 (en) | 2011-11-09 | 2021-12-21 | Osram Opto Semiconductors Gmbh | Method for forming a composite having semiconductor structures including a nanocrystalline core and shell embedded in a matrix |
US12107197B2 (en) | 2011-11-09 | 2024-10-01 | Osram Opto Semiconductors Gmbh | Method for forming a composite having semiconductor structures including a nanocrystalline core and shell embedded in a matrix |
US20160043287A1 (en) * | 2013-07-03 | 2016-02-11 | Pacific Light Technologies Corp. | Network of semiconductor structures with fused insulator coating |
US9478717B2 (en) * | 2013-07-03 | 2016-10-25 | Pacific Light Technologies Corp. | Network of semiconductor structures with fused insulator coating |
KR101976673B1 (en) * | 2017-12-19 | 2019-05-10 | 한국에너지기술연구원 | Silicon solar cell |
Also Published As
Publication number | Publication date |
---|---|
US6437234B1 (en) | 2002-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6437234B1 (en) | Photoelectric conversion device and manufacturing method thereof | |
US6552405B2 (en) | Photoelectric conversion device and manufacturing method thereof | |
US6620996B2 (en) | Photoelectric conversion device | |
US20080000519A1 (en) | Solar Cell Device and Method for Manufacturing the Same | |
WO2005106968A1 (en) | Chalcopyrite type solar cell | |
US20150096611A1 (en) | Solar cell device and method for manufacturing the same | |
JP2001313401A (en) | Photoelectric conversion device | |
KR102065595B1 (en) | Method for manufacturing solar cell | |
JP4693492B2 (en) | Photoelectric conversion device and photovoltaic device using the same | |
WO2016110970A1 (en) | Method for manufacturing solar cell | |
JP2002016272A (en) | Photoelectric conversion device | |
JP2002076395A (en) | Photoelectric conversion device | |
JP4174260B2 (en) | Photoelectric conversion device and manufacturing method thereof | |
JP2005159168A (en) | Photoelectric converter and its manufacturing method | |
JP2002198550A (en) | Photoelectric conversion device | |
JP4666734B2 (en) | Photoelectric conversion device | |
US20170330990A1 (en) | Method for manufacturing photovoltaic device | |
JP4299632B2 (en) | Photoelectric conversion device | |
JP4570235B2 (en) | Photoelectric conversion device | |
JP4540177B2 (en) | Method for manufacturing photoelectric conversion device | |
JP2002261304A (en) | Method for manufacturing photoelectric converter | |
JP4127365B2 (en) | Method for manufacturing photoelectric conversion device | |
JP2002076386A (en) | Manufacturing method of photoelectric conversion device | |
JP2001339085A (en) | Photoelectric conversion device | |
JP2003249668A (en) | Photoelectric transducer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KYOCERA CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KYODO, TAKESHI;SUGAWARA, SHIN;ARIMUNE, HISAO;REEL/FRAME:012041/0408;SIGNING DATES FROM 20010709 TO 20010718 |
|
AS | Assignment |
Owner name: KYOCERA CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KYODA, TAKESHI;SUGAWARA, SHIN;ARIMUNE, HISAO;REEL/FRAME:012537/0514;SIGNING DATES FROM 20010709 TO 20010718 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Expired due to failure to pay maintenance fee |
Effective date: 20140820 |