JPS57109020A - Bus interface control system - Google Patents
Bus interface control systemInfo
- Publication number
- JPS57109020A JPS57109020A JP55186799A JP18679980A JPS57109020A JP S57109020 A JPS57109020 A JP S57109020A JP 55186799 A JP55186799 A JP 55186799A JP 18679980 A JP18679980 A JP 18679980A JP S57109020 A JPS57109020 A JP S57109020A
- Authority
- JP
- Japan
- Prior art keywords
- error
- detected
- transmission part
- interface
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Debugging And Monitoring (AREA)
Abstract
PURPOSE:To evade the stopping of a system due to a fault of a bus by transferring information, which was expected to be transmitted by a group wherein an error is detected, by using other groups on time-division mode. CONSTITUTION:The outputs of interface circuits 31 and 32 are divided into two and inputted via data buses 208 and 209 to multiplexer circuits (transmission part) 33 and 34 in a CPU2. Their output signals are sent to an interface parity checking circuit 21 in a main storage device 1 to perform error detection. When an error is detected, a data-bus parity-error processing signal 200 is sent to the transmission part 30 of a double-transfer interface control circuit through the transmission part 11 and reception part 14 of a main-storage double-transfer interface circuit. Then, the system where the error is detected is switched to a normal system on time-division mode by a data bus control signal 207, thereby performing transfer to the main storage device 1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55186799A JPS57109020A (en) | 1980-12-26 | 1980-12-26 | Bus interface control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55186799A JPS57109020A (en) | 1980-12-26 | 1980-12-26 | Bus interface control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57109020A true JPS57109020A (en) | 1982-07-07 |
Family
ID=16194780
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55186799A Pending JPS57109020A (en) | 1980-12-26 | 1980-12-26 | Bus interface control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57109020A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03252747A (en) * | 1990-03-01 | 1991-11-12 | Fujitsu Ltd | Optical parallel data transfer system |
-
1980
- 1980-12-26 JP JP55186799A patent/JPS57109020A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03252747A (en) * | 1990-03-01 | 1991-11-12 | Fujitsu Ltd | Optical parallel data transfer system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4320452A (en) | Digital bus and control circuitry for data routing and transmission | |
EP0335424A3 (en) | Improved parity checking apparatus | |
DE3274687D1 (en) | Digital data processor with high reliability and method | |
DE3854516D1 (en) | Input / output interface of a fault-tolerant computer system. | |
JPS53125738A (en) | Device for reporting status | |
GB1353135A (en) | Data processing system | |
DE3850293D1 (en) | Fault-tolerant serial bus system. | |
JPS57109020A (en) | Bus interface control system | |
US4066883A (en) | Test vehicle for selectively inserting diagnostic signals into a bus-connected data-processing system | |
EP0117295A3 (en) | Self-testing device of off-chip drivers of a data processing system | |
JPS5635233A (en) | Fault detecting system for bus line | |
JPS5413236A (en) | Bus control system | |
DE3278051D1 (en) | Data processing system having error checking capability | |
JPS5515510A (en) | Check system of information processing system | |
JPS5614744A (en) | Bus check system | |
JPS57125446A (en) | Fault detecting and avoiding circuit | |
JPS57137917A (en) | Error information transfer system | |
JPS5672725A (en) | Bus control system | |
EP0752131A4 (en) | Central processor with duplicate basic processing units | |
SU771656A1 (en) | Information input-output device | |
JPS62293453A (en) | Multiple bus system data processor | |
JPS56149651A (en) | Checking system of parity detecting function | |
JPS5451347A (en) | Fault detection system of data processor | |
JPS5786966A (en) | Double-system electronic computer device | |
JPS5667426A (en) | Processing system for failed data |