[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JP4654865B2 - 電子部品実装方法 - Google Patents

電子部品実装方法 Download PDF

Info

Publication number
JP4654865B2
JP4654865B2 JP2005288107A JP2005288107A JP4654865B2 JP 4654865 B2 JP4654865 B2 JP 4654865B2 JP 2005288107 A JP2005288107 A JP 2005288107A JP 2005288107 A JP2005288107 A JP 2005288107A JP 4654865 B2 JP4654865 B2 JP 4654865B2
Authority
JP
Japan
Prior art keywords
electronic component
solder
bump
thermosetting resin
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2005288107A
Other languages
English (en)
Other versions
JP2007103449A (ja
Inventor
忠彦 境
秀喜 永福
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2005288107A priority Critical patent/JP4654865B2/ja
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to US11/816,177 priority patent/US7793413B2/en
Priority to EP06810809A priority patent/EP1929514A1/en
Priority to CNA200680005056XA priority patent/CN101120441A/zh
Priority to KR1020077017344A priority patent/KR101196722B1/ko
Priority to PCT/JP2006/319403 priority patent/WO2007043355A1/en
Priority to TW095136239A priority patent/TW200721930A/zh
Publication of JP2007103449A publication Critical patent/JP2007103449A/ja
Application granted granted Critical
Publication of JP4654865B2 publication Critical patent/JP4654865B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3494—Heating methods for reflowing of solder
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0133—Ternary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10977—Encapsulated connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/0475—Molten solder just before placing the component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1189—Pressing leads, bumps or a die through an insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • H05K3/323—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3485—Applying solder paste, slurry or powder
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)

Description

本発明は、金バンプが設けられた電子部品を基板に実装する電子部品実装方法に関するものである。
電子部品を基板に実装する方法として、電子部品に設けられたバンプを基板に形成された接合端子に接合する形態が広く用いられており、バンプの材質としては導電性に優れ酸化による表面劣化のない金が多用されている。金を材質とするバンプを接合端子に接合する方法としては、従来より、熱硬化性樹脂中に導電粒子を混入した異方性導電剤が知られている。この方法では、電子部品の搭載に先立って接合端子を覆って予め異方性導電剤を塗布しておき、電子部品実装動作に際しバンプを接合端子に押圧しながら加熱する。これにより、バンプと接合端子とを導電粒子を介して電気的に導通させるとともに、硬化した熱硬化性樹脂によって電子部品本体と基板とを接着する。
この異方性導電剤を用いる方法は、電気的な導通と電子部品本体の基板への接着とを同時に行うことができると言う利点を有するものの、良好な導通を確保し低接続抵抗を実現するためには、バンプと接合端子との接触状態を全てのバンプについて均一に保つことが求められる。このため異方性導電剤を用いた部品実装においては、高度の搭載精度を備えた実装設備を必要としており、簡便な方法で金のバンプが設けられた電子部品を高品質で実装可能な方法が求められていた。
そしてこのような要望を満たすことを目的として、異方性導電剤に含有される導電粒子を半田粒子に置き換えた構成のものを用いる方法が各種提案されている（例えば特許文献１〜４参照）。これらの特許文献例においては、樹脂に半田粒子を混入したシート状の異方性導電剤を用い、電子部品実装動作においてバンプと接続端子との間に介在した半田粒子を溶融させることにより、良好な導通性を確保するようにしている。
特開平８−１８６１５６号公報 特開平１０−１１２４７３号公報 特開平１１−４０６４号公報 特開平１１−１７６８７９号公報
しかしながら、上述の各例に示す方法において、半田粒子を構成する半田材質として近年多用されている錫（Ｓｎ）系の半田を用いる場合には、以下に説明するようなカーゲンダルボイドに起因する強度劣化が生じるという問題がある。すなわち、金（Ａｕ）を材質とするバンプと接合端子とを半田を介在させて接合する接合界面近傍においては、時間の経過とともにＡｕ中へのＳｎの拡散が進行する。このとき異方性導電剤を用いる半田接合では、含有される半田粒子の量は通常の半田接合と比較して少ないため、半田接合部とバンプ中のＳｎの濃度差は大きくなりやすく、結果として半田接合部からバンプ中へのＳｎの拡散が促進されることとなる。この結果、半田接合部においてＳｎが拡散した部分に微小なボイドが発生し、接合強度を大きく低下させる要因となっていた。
そこで本発明は、金のバンプを半田接合する電子部品実装において、カーゲンダルボイドに起因する強度劣化を防止することができる電子部品実装方法を提供することを目的とする。
本発明の電子部品実装方法は、電子部品に設けられた金バンプを基板に形成された接合端子に錫または錫系の半田を用いて接合するとともに、前記電子部品と基板とを熱硬化性樹脂によって接着することによりこの電子部品を基板に実装する電子部品実装方法であって、前記半田を粒子状にした半田粒子を含む熱硬化性樹脂を前記基板の表面の前記接合端子を包含する範囲に塗布する樹脂塗布工程と、加熱機能を有する保持ヘッドによって前記電子部品を保持した状態で、前記金バンプと前記接合端子との位置合わせを行う位置合わせ工程と、前記保持ヘッドによる前記電子部品の加熱を行いながらこの保持ヘッドを下降させて前記金バンプを前記接合端子に接合するバンプ接合工程と、前記熱硬化性樹脂を熱硬化させて前記電子部品を前記基板に接着する樹脂硬化工程とを含み、前記バンプ接合工程において、前記塗布された熱硬化性樹脂を電子部品の下面によって外側へ向かって流動させて、前記熱硬化性樹脂中に含有された前記半田粒子を前記保持ヘッドによって前記半田の融点よりも高温に加熱された前記金バンプの側面に接触させるとともに、前記半田粒子の一部を前記金バンプと前記接合端子との間に挟み込んだ状態で溶融させる。
本発明によれば、塗布された熱硬化性樹脂を電子部品の下面によって外側へ向かって流動させて、熱硬化性樹脂中に含有された半田粒子を半田粒子の融点よりも高温に加熱された金バンプの側面に接触させるとともに、半田粒子の一部を金バンプと接合端子との間に挟み込んだ状態で溶融させることにより、金バンプ中への外部からのＳｎの拡散を促進させて金バンプ中のＳｎ濃度を上昇させることができ、半田接合部から金バンプへのＳｎの拡散を抑え、カーゲンダルボイドの発生を抑制することができる。
次に本発明の実施の形態を図面を参照して説明する。図１，図２、図３は本発明の一実施の形態の電子部品実装方法の工程説明図である。この電子部品実装方法は、電子部品に設けられた金バンプを、基板に形成された接合端子に錫または錫系の半田を用いて接合するとともに、電子部品と基板とを熱硬化性樹脂によって接着することにより、この電子部品を基板に実装するものである。
図１（ａ）において、基板１の表面には、接合端子としての電極２が形成されている。基板１の表面において電極２を包含する範囲には、図１（ｂ）に示すように、半田を粒子状にした半田粒子（図３（ａ）に示す半田粒子４参照）を含む熱硬化性樹脂３が塗布される（樹脂塗布工程）。ここで半田粒子４に用いられる半田は、錫（Ｓｎ）および銀（Ａｇ）を含むＳｎ−Ａｇ系半田、錫（Ｓｎ）、銀（Ａｇ）および銅（Ｃｕ）を含むＳｎ−Ａｇ−ＣＵ系半田、錫（Ｓｎ）およびビスマス（Ｂｉ）を含むＳｎ−Ｂｉ系半田のいずれかが用いられる。
次いで樹脂塗布後の基板１には、電子部品６が搭載される。図１（ｃ）に示すように、電子部品６の下面に形成された電極６ａには、下部に凸部５ａを有する形状の金バンプ５が設けられている。電子部品６は加熱機能を有する保持ツール７よって吸着保持され、基板１への搭載に先だって電子部品６の加熱が開始される。そして電子部品６を保持した保持ツール７は電子部品６の加熱を行いながら基板１の上方へ移動し、金バンプ５と電極２との位置合わせを行う（位置合わせ工程）。
この後電子部品６の加熱が進行して、金バンプ５の温度が熱硬化性樹脂３に含有される半田粒子４の融点よりも高温になったならば、電子部品６の着地動作が開始される。すなわち保持ツール７による電子部品６の加熱を行いながら、保持ヘッド７を下降させて金バンプ５を電極２に接合する（バンプ接合工程）。このとき、電子部品６の下降により、まず図２（ａ）に示すように、基板１の表面に塗布された熱硬化性樹脂３を外側に向かって
押し広げながら、金バンプ５の凸部５ａを電極２に着地させる。そしてこの後、保持ツール７による電子部品６の押圧と加熱を継続することにより、図２（ｂ）に示すように、凸部５ａが幾分押しつぶされた形で金バンプ５が電極２に接合されるとともに、熱硬化性樹脂３を熱硬化させて電子部品６を基板１に接着する（樹脂硬化工程）。
図３は、上述のバンプ接合工程における熱硬化性樹脂３の挙動を示している。電子部品６を基板１に対して下降させる過程においては、まず金バンプ５が凸部５ａから熱硬化性樹脂３に埋入し、その後電子部品６の下面が熱硬化性樹脂３を押し下げることによって熱硬化性樹脂３は内側から外側へ押し拡げられ、これにより、熱硬化性樹脂３は含有した半田粒子４とともに外側（矢印ａ方向）へ向かって流動する。
そしてこの状態でさらに電子部品６を下降させると、図３（ｂ）に示すように、熱硬化性樹脂３中の半田粒子４は一部が金バンプ５の側面に接触し、また一部は金バンプ５の下面と電極２との間に挟み込まれる。そしてこれらの半田粒子４はいずれも予め半田粒子４の融点よりも高温に加熱された金バンプ５に接触することによって溶融する。ここで、金バンプ５の側面に接触して溶融した半田粒子４からは、半田粒子４の成分であるＳｎが金バンプ５のＡｕ中に拡散する。また金バンプ５と電極２との間で溶融した半田粒子４は、後に冷却固化することにより、金バンプ５を電極２に接合する役割を果たす。
すなわち、本実施の形態に示す電子部品実装方法では、上述のバンプ接合工程において、塗布された熱硬化性樹脂３を電子部品６の下面によって外側へ向かって流動させて、熱硬化性樹脂３中に含有された半田粒子４を保持ヘッド７によって半田の融点よりも高温に加熱された金バンプ５の側面に接触させるとともに、半田粒子４の一部を金バンプ５と電極２との間に挟み込んだ状態で溶融させるようにしている。
金バンプ５を錫（Ｓｎ）系の半田によって電極２接合するに際し、上述のような電子部品実装方法を採用することにより、以下に示すような優れた効果を得る。すなわち、電子部品６の電極２への接合に錫系の半田を用いる場合には、カーゲンダルボイドに起因する強度劣化が生じるという問題がある。すなわち、金（Ａｕ）を材質とするバンプと電極とを半田を介在させて接合する接合界面近傍においては、半田接合部からＡｕ中へＳｎが拡散することによって微小なボイドが発生しやすく、接合強度を低下させる要因となっていた。
これに対し、本実施の形態に示す電子部品実装方法においては、熱硬化性樹脂３中の半田粒子４を流動させて加熱された金バンプ５の側面に接触させ、これらの半田粒子４を金バンプ５の表面で溶融させるようにしている。これにより、金バンプ５には外部から内部に向かって半田粒子４中のＳｎが拡散し、金バンプ５中のＳｎ濃度が上昇する。このことは、金バンプ５内部のＳｎ濃度と、金バンプ５と電極２との接合界面近傍におけるＳｎ濃度との濃度差が縮小することを意味している。
したがって、金バンプ５と電極２との接合界面に存在する半田粒子４から金バンプ５の内部へのＳｎの拡散が抑えられ、Ｓｎの拡散によってカーゲンダルボイドが発生することに起因する接合強度の低下を抑制することができる。このとき、金バンプ５を熱硬化性樹脂３に接触させる前に金バンプ５の温度を半田粒子４の融点よりも高温に加熱することにより、金バンプ５に接触した半田粒子４は速やかに溶融し、外部からの金バンプ５中へのＳｎの拡散を促進させることができる。
本発明の電子部品実装方法は、半田接合部から金バンプへのＳｎの拡散を抑えて、カーゲンダルボイドの発生を抑制することができるという効果を有し、金バンプを基板に形成
された接合端子に錫または錫系の半田を用いて接合する用途に利用可能である。
本発明の一実施の形態の電子部品実装方法の工程説明図 本発明の一実施の形態の電子部品実装方法の工程説明図 本発明の一実施の形態の電子部品実装方法の工程説明図
符号の説明
１ 基板
２ 電極（接合端子）
３ 熱硬化性樹脂
４ 半田粒子
５ 金バンプ
６ 電子部品
７ 保持ツール

Claims (3)

  1. 電子部品に設けられた金バンプを基板に形成された接合端子に錫または錫系の半田を用いて接合するとともに、前記電子部品と基板とを熱硬化性樹脂によって接着することによりこの電子部品を基板に実装する電子部品実装方法であって、
    前記半田を粒子状にした半田粒子を含む熱硬化性樹脂を前記基板の表面の前記接合端子を包含する範囲に塗布する樹脂塗布工程と、加熱機能を有する保持ヘッドによって前記電子部品を保持した状態で、前記金バンプと前記接合端子との位置合わせを行う位置合わせ工程と、前記保持ヘッドによる前記電子部品の加熱を行いながらこの保持ヘッドを下降させて前記金バンプを前記接合端子に接合するバンプ接合工程と、前記熱硬化性樹脂を熱硬化させて前記電子部品を前記基板に接着する樹脂硬化工程とを含み、
    前記バンプ接合工程において、前記塗布された熱硬化性樹脂を電子部品の下面によって外側へ向かって流動させて、前記熱硬化性樹脂中に含有された前記半田粒子を前記保持ヘッドによって前記半田の融点よりも高温に加熱された前記金バンプの側面に接触させるとともに、前記半田粒子の一部を前記金バンプと前記接合端子との間に挟み込んだ状態で溶融させることを特徴とする電子部品実装方法。
  2. 前記半田は、錫（Ｓｎ）および銀（Ａｇ）を含むＳｎ−Ａｇ系半田、錫（Ｓｎ）、銀（Ａｇ）および銅（Ｃｕ）を含むＳｎ−Ａｇ−ＣＵ系半田、錫（Ｓｎ）およびビスマス（Ｂｉ）を含むＳｎ−Ｂｉ系半田のいずれかであることを特徴とする請求項１記載の電子部品実装方法。
  3. 前記金バンプを前記熱硬化性樹脂に接触させる前に、前記金バンプの温度を前記半田の融点よりも高温に加熱することを特徴とする請求項１または２のいずれかに記載の電子部品実装方法。
JP2005288107A 2005-09-30 2005-09-30 電子部品実装方法 Active JP4654865B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2005288107A JP4654865B2 (ja) 2005-09-30 2005-09-30 電子部品実装方法
EP06810809A EP1929514A1 (en) 2005-09-30 2006-09-22 Method of mounting electronic components
CNA200680005056XA CN101120441A (zh) 2005-09-30 2006-09-22 安装电子元件的方法
KR1020077017344A KR101196722B1 (ko) 2005-09-30 2006-09-22 전자부품 실장방법
US11/816,177 US7793413B2 (en) 2005-09-30 2006-09-22 Method of mounting electronic components
PCT/JP2006/319403 WO2007043355A1 (en) 2005-09-30 2006-09-22 Method of mounting electronic components
TW095136239A TW200721930A (en) 2005-09-30 2006-09-29 Method of mounting electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005288107A JP4654865B2 (ja) 2005-09-30 2005-09-30 電子部品実装方法

Publications (2)

Publication Number Publication Date
JP2007103449A JP2007103449A (ja) 2007-04-19
JP4654865B2 true JP4654865B2 (ja) 2011-03-23

Family

ID=37668228

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005288107A Active JP4654865B2 (ja) 2005-09-30 2005-09-30 電子部品実装方法

Country Status (7)

Country Link
US (1) US7793413B2 (ja)
EP (1) EP1929514A1 (ja)
JP (1) JP4654865B2 (ja)
KR (1) KR101196722B1 (ja)
CN (1) CN101120441A (ja)
TW (1) TW200721930A (ja)
WO (1) WO2007043355A1 (ja)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1334617B1 (en) 2000-11-14 2015-04-01 Cisco Technology, Inc. Networked subscriber television distribution
KR101712043B1 (ko) 2010-10-14 2017-03-03 삼성전자주식회사 적층 반도체 패키지, 상기 적층 반도체 패키지를 포함하는 반도체 장치 및 상기 적층 반도체 패키지의 제조 방법
MY168368A (en) * 2010-10-14 2018-10-31 Stora Enso Oyj Method and arrangement for attaching a chip to a printed conductive surface
US20120267782A1 (en) * 2011-04-25 2012-10-25 Yung-Hsiang Chen Package-on-package semiconductor device
US8967452B2 (en) * 2012-04-17 2015-03-03 Asm Technology Singapore Pte Ltd Thermal compression bonding of semiconductor chips
US9252130B2 (en) * 2013-03-29 2016-02-02 Stats Chippac, Ltd. Methods of manufacturing flip chip semiconductor packages using double-sided thermal compression bonding
JP6173758B2 (ja) * 2013-04-24 2017-08-02 日本電波工業株式会社 接合型水晶発振器
KR102464324B1 (ko) * 2015-10-27 2022-11-09 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 발광소자 패키지, 그 제조방법 및 이를 포함하는 조명시스템
JP6638584B2 (ja) * 2016-07-12 2020-01-29 株式会社オートネットワーク技術研究所 電気接続アセンブリの製造方法
CN116432588B (zh) * 2023-04-10 2024-05-31 浙江大学 一种为支具快速加装电子硬件的改造方法及工具

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11176879A (ja) * 1997-12-12 1999-07-02 Citizen Watch Co Ltd 半導体装置の実装方法およびこれに用いる異方性導電接着剤
JP2002198395A (ja) * 2000-12-26 2002-07-12 Seiko Epson Corp 半導体装置及びその製造方法、回路基板並びに電子機器
JP2003017531A (ja) * 2001-07-02 2003-01-17 Toshiba Corp 半導体装置

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5819406A (en) * 1990-08-29 1998-10-13 Canon Kabushiki Kaisha Method for forming an electrical circuit member
JP3417110B2 (ja) 1994-12-30 2003-06-16 カシオ計算機株式会社 電子部品の接続方法
JP2830852B2 (ja) * 1996-08-08 1998-12-02 松下電器産業株式会社 電子部品実装方法
JPH10112473A (ja) 1996-10-04 1998-04-28 Oki Electric Ind Co Ltd 半導体素子の接続方法
JPH114064A (ja) 1997-06-12 1999-01-06 Nec Corp 異方性導電樹脂及びこれを用いた電子部品の実装構造
JP3367886B2 (ja) * 1998-01-20 2003-01-20 株式会社村田製作所 電子回路装置
WO1999056509A1 (en) 1998-04-24 1999-11-04 Amerasia International Technology, Inc. Flip chip devices with flexible conductive adhesive
US6108210A (en) * 1998-04-24 2000-08-22 Amerasia International Technology, Inc. Flip chip devices with flexible conductive adhesive
JP3565090B2 (ja) * 1998-07-06 2004-09-15 セイコーエプソン株式会社 半導体装置の製造方法
WO2001018864A1 (fr) * 1999-09-03 2001-03-15 Seiko Epson Corporation Dispositif a semi-conducteurs, son procede de fabrication, carte de circuit et dispositif electronique
EP1223612A4 (en) * 2000-05-12 2005-06-29 Matsushita Electric Ind Co Ltd PCB FOR SEMICONDUCTOR COMPONENTS, THEIR MANUFACTURING METHOD AND MANUFACTURING OF THE FITTING PLANT FOR THE PCB
US6621168B2 (en) * 2000-12-28 2003-09-16 Intel Corporation Interconnected circuit board assembly and system
JP4659262B2 (ja) * 2001-05-01 2011-03-30 富士通セミコンダクター株式会社 電子部品の実装方法及びペースト材料
JP3556922B2 (ja) * 2001-05-07 2004-08-25 富士通株式会社 バンプ形成方法
JP3866591B2 (ja) * 2001-10-29 2007-01-10 富士通株式会社 電極間接続構造体の形成方法および電極間接続構造体
JP4123998B2 (ja) * 2003-03-24 2008-07-23 松下電器産業株式会社 電子回路装置およびその製造方法
WO2006112384A1 (ja) * 2005-04-15 2006-10-26 Matsushita Electric Industrial Co., Ltd. 電子部品接続用突起電極とそれを用いた電子部品実装体およびそれらの製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11176879A (ja) * 1997-12-12 1999-07-02 Citizen Watch Co Ltd 半導体装置の実装方法およびこれに用いる異方性導電接着剤
JP2002198395A (ja) * 2000-12-26 2002-07-12 Seiko Epson Corp 半導体装置及びその製造方法、回路基板並びに電子機器
JP2003017531A (ja) * 2001-07-02 2003-01-17 Toshiba Corp 半導体装置

Also Published As

Publication number Publication date
KR101196722B1 (ko) 2012-11-07
JP2007103449A (ja) 2007-04-19
US7793413B2 (en) 2010-09-14
CN101120441A (zh) 2008-02-06
TW200721930A (en) 2007-06-01
US20090205203A1 (en) 2009-08-20
KR20080048440A (ko) 2008-06-02
EP1929514A1 (en) 2008-06-11
WO2007043355A1 (en) 2007-04-19
WO2007043355A9 (en) 2007-06-07

Similar Documents

Publication Publication Date Title
KR101196722B1 (ko) 전자부품 실장방법
JP5066935B2 (ja) 電子部品および電子装置の製造方法
US20030146266A1 (en) Conductive adhesive material with metallurgically-bonded conductive particles
JP5115524B2 (ja) 電子部品ユニット及び補強用接着剤
KR20090052300A (ko) 전자 부품 실장용 접착제 및 전자 부품 실장 구조체
JP4917668B1 (ja) 多層配線基板、多層配線基板の製造方法
JP2014097529A (ja) 発泡金属による接合方法、半導体装置の製造方法、半導体装置
WO2008022530A1 (fr) Brasure à l'étain et procédé de soudure par presse chauffante l'utilisant
JP4846633B2 (ja) 部品内蔵基板の製造方法
JP2014135411A (ja) 半導体装置および半導体装置の製造方法
JP2006059904A (ja) 半導体装置およびその製造方法
JP2001298051A (ja) はんだ接続部
JP2007019360A (ja) 電子部品の実装方法
JP2009099669A (ja) 電子部品の実装構造および実装方法
JP2015008254A (ja) 回路基板、回路基板の製造方法、半導体装置の製造方法および実装基板の製造方法
JP2009009994A (ja) 半導体装置およびその製造方法
JP3915765B2 (ja) 接合方法
JP5029587B2 (ja) 電子部品実装構造および電子部品実装方法
JP5104687B2 (ja) 接合シート及び電子回路装置並びに製造方法
JP6136411B2 (ja) 電子部品の接合方法および電子機器
JP5065657B2 (ja) 電子装置およびその製造方法
JP4010717B2 (ja) 電気接点の接合方法
JP6719176B2 (ja) アルミニウム部材の接合方法
JP7493674B2 (ja) 半導体装置および半導体装置の製造方法
JP2010103139A (ja) 電子部品接続構造および電子部品接続方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070618

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20091126

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100420

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100608

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20101124

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20101207

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140107

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 4654865

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140107

Year of fee payment: 3