[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JP2007329303A - Carrier for transfer of thin printed wiring circuit board - Google Patents

Carrier for transfer of thin printed wiring circuit board Download PDF

Info

Publication number
JP2007329303A
JP2007329303A JP2006159435A JP2006159435A JP2007329303A JP 2007329303 A JP2007329303 A JP 2007329303A JP 2006159435 A JP2006159435 A JP 2006159435A JP 2006159435 A JP2006159435 A JP 2006159435A JP 2007329303 A JP2007329303 A JP 2007329303A
Authority
JP
Japan
Prior art keywords
carrier
printed wiring
thin printed
semiconductor chip
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006159435A
Other languages
Japanese (ja)
Inventor
Yuji Yagi
優治 八木
Fumio Echigo
文雄 越後
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2006159435A priority Critical patent/JP2007329303A/en
Publication of JP2007329303A publication Critical patent/JP2007329303A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a transfer carrier which can obtain suitable connection between a semiconductor chip and a thin printed wiring circuit board. <P>SOLUTION: The transfer carrier bonds and holds the thin printed wiring circuit board when a semiconductor chip is mounted on the board having a thickness of 0.5mm or less. The an adhesive layer is provided in a region for the semiconductor chip to be mounted thereon, and a non-adhesive layer is provided in a region outside of the chip mounting region. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、フレキシブル基板等の薄型プリント配線基板にはんだを用いて電子部品を表面実装する工程で使用するのに好適な搬送用キャリアに関する。   The present invention relates to a carrier for transport suitable for use in a process of surface mounting an electronic component using a solder on a thin printed wiring board such as a flexible board.

プリント配線基板上に電子部品を実装するには、電子部品の小型化、軽量化に伴い、表面実装方式が広く採用されている。ガラスクロスにエポキシ樹脂を含浸させて成る通常の1.6mm厚ガラスクロス・エポキシ樹脂積層板を用いたプリント配線基板では、基板自体に強度があるので、反り等の変形が発生しにくく、部品の位置合わせにも支障はなく、このため、表面実装の工程を全自動化することができた。   In order to mount an electronic component on a printed wiring board, a surface mounting method has been widely adopted as the electronic component becomes smaller and lighter. In a printed wiring board using a normal 1.6 mm thick glass cloth / epoxy resin laminate made of glass cloth impregnated with epoxy resin, the board itself is strong, so deformation such as warpage is unlikely to occur, There was no problem in alignment, and the surface mounting process could be fully automated.

近年、更なる電子機器の小型化、軽量化に対応するために、薄型プリント配線基板に電子部品を実装することが多く、基板自体の強度が低く、反り等が発生しやすくなるため、自動化が困難になっている。   In recent years, in order to cope with further downsizing and weight reduction of electronic devices, electronic components are often mounted on a thin printed circuit board, and the strength of the board itself is low, and warping is likely to occur. It has become difficult.

一般的に、厚みが0.5mm以下の薄型プリント配線基板は特に強度が低く、反りやねじれが発生し、しかも位置合わせが困難で、電子部品の表面実装工程であるクリームはんだ印刷や電子部品自動搭載機での作業やリフロー工程での生産性を低下させている。   In general, thin printed wiring boards with a thickness of 0.5 mm or less are particularly low in strength, warp and twist, are difficult to align, and are used for surface mounting processes such as cream solder printing and electronic component automatics. Productivity in the work on the loading machine and the reflow process is reduced.

そこで、上述の課題を解決するために、先行技術として、特許文献1に示すような薄型プリント配線基板への表面実装工程における生産性を向上させることができる搬送用キャリア及びこの搬送用キャリアを用いた薄型プリント配線基板の実装方法が提案されている。   Therefore, in order to solve the above-described problems, as a prior art, a carrier for transporting that can improve productivity in a surface mounting process on a thin printed wiring board as shown in Patent Document 1 and this carrier for transporting are used. A thin printed wiring board mounting method has been proposed.

この搬送用キャリア1は、図3に示す通り、板体よりなるベース基材3の表面に、薄型プリント配線基板5を剥離可能に貼着するための弱粘着性接着剤層2を形成してあり、搬送用キャリア1の表面に弱粘着性接着剤層2を介して薄型プリント配線基板5を貼着すると、搬送用キャリア1が薄型プリント配線基板5を補強し、弱粘着性接着剤層2が薄型プリント配線基板5の反りやねじれを規制し、位置を固定する。   As shown in FIG. 3, this carrier 1 for transport is formed by forming a weak adhesive layer 2 for releasably attaching a thin printed wiring board 5 on the surface of a base substrate 3 made of a plate. Yes, when the thin printed wiring board 5 is attached to the surface of the carrier 1 for conveyance via the weak adhesive layer 2, the carrier 1 reinforces the thin printed wiring board 5 and the weak adhesive layer 2. Restricts warping and twisting of the thin printed wiring board 5 and fixes the position.

この搬送用キャリアを用いた薄型プリント配線基板の実装方法は、図4に示す通り、(a)弱粘着性接着剤層2を形成して成る搬送用キャリア1の表面に、弱粘着性接着剤層2を介して薄型プリント配線基板5を貼着し、(b)必要個所に孔が穿設されたメタルマスク11を薄型プリント配線基板5の表面に位置合わせして重合した後、クリームはんだ12をメタルマスク11の孔へ充填し、(c)次に、メタルマスクを除去してから、薄型プリント配線基板5上に残ったクリームはんだ12の上に半導体チップ6等の電子部品を搭載して、リフロー炉等を用いて加熱し、(d)その後、搬送用キャリアを除去する。   As shown in FIG. 4, the thin printed wiring board mounting method using the carrier for carrier is as follows: (a) a weakly adhesive adhesive on the surface of the carrier 1 formed by forming the weakly adhesive layer 2. A thin printed wiring board 5 is stuck through the layer 2, and (b) a metal mask 11 with holes drilled at necessary locations is aligned with the surface of the thin printed wiring board 5 and polymerized, and then cream solder 12 (C) Next, after removing the metal mask, an electronic component such as a semiconductor chip 6 is mounted on the cream solder 12 remaining on the thin printed wiring board 5. Then, heating is performed using a reflow furnace or the like. (D) Thereafter, the carrier for transport is removed.

なお、弱粘着性接着剤層は、耐熱性に富み、常温やリフロー時にも樹脂の転写が起こらないか、若しくは転写量が極少の弱粘着性樹脂を素材としている。
特開2001−144430号公報
The weak adhesive layer is made of a weak adhesive resin that has high heat resistance and does not cause resin transfer even at room temperature or reflow, or has a very small transfer amount.
JP 2001-144430 A

しかしながら、先行技術の構成のように、薄型プリント配線基板を完全に搬送用キャリア1に貼着した状態で加熱すると、図5に示す通り、250℃以上の高温中で薄型プリント配線基板5と搬送用キャリア1の線膨張係数差により、弱粘着性接着剤層2の変形に追従するように薄型プリント配線基板5の中央が凸状に変形する現象が生じ、薄型プリント配線基板5の中央付近に半導体チップ6のような大型部品を搭載するような構成では、この凸状の変形により、半導体チップ6と薄型プリント配線基板5のギャップ差が面内で増大して、接続不良を発生させるという課題が生じた。   However, as shown in FIG. 5, when the thin printed wiring board is heated in a state where it is completely adhered to the carrier 1 as in the configuration of the prior art, the thin printed wiring board 5 is conveyed at a high temperature of 250 ° C. or higher. Due to the difference in the coefficient of linear expansion of the carrier 1, the phenomenon that the center of the thin printed wiring board 5 is deformed into a convex shape so as to follow the deformation of the weak adhesive layer 2 occurs near the center of the thin printed wiring board 5. In a configuration in which a large component such as the semiconductor chip 6 is mounted, this convex deformation causes a gap difference between the semiconductor chip 6 and the thin printed wiring board 5 to increase in a plane, thereby causing a connection failure. Occurred.

なお、高温中での反り対策の方法としては、搬送用キャリア1の粘着強度を増す方法や線膨張係数を薄型プリント配線基板5のものに近づける方法が容易に考えられるが、前者については、実装後、搬送用キャリア1を薄型プリント配線基板5から外せなくなるという課題があり、後者については、フレキシブル基板等の薄型プリント配線基板5に比べ搬送用キャリア1の線膨張係数が非常に小さく、面積の大きい半導体チップ6のような電子部品を実装した場合に、はんだが高温中で溶融硬化し、常温に戻った後、その線膨張係数差により薄型プリント配線基板5に大きな反りを生じさせるだけでなく、各種薄型プリント配線基板5の基板材料やパターン構成によって異なる線膨張係数に合わせて搬送用キャリア1を作り変える必要が生じ、コストアップにも繋がる等の課題があった。   As a method for countermeasures against warping at high temperatures, a method of increasing the adhesive strength of the carrier 1 for transportation and a method of bringing the linear expansion coefficient closer to that of the thin printed wiring board 5 can be easily considered. After that, there is a problem that the carrier 1 for transportation cannot be removed from the thin printed wiring board 5, and in the latter case, the linear expansion coefficient of the carrier 1 for transportation is very small as compared with the thin printed wiring board 5 such as a flexible substrate. When an electronic component such as a large semiconductor chip 6 is mounted, not only does the solder melt and harden at a high temperature and returns to room temperature, but also causes a large warp in the thin printed wiring board 5 due to the difference in linear expansion coefficient. Therefore, it is necessary to remake the carrier 1 for transportation in accordance with different linear expansion coefficients depending on substrate materials and pattern configurations of various thin printed circuit boards 5 There is a problem such as also lead to cost up.

そこで、本発明は上記従来の課題を解決するもので、リフロー工程等の高温中や半導体チップのような大型部品を実装した後でも薄型プリント配線基板の反りが小さく、取り外しが容易な搬送用キャリアを提供することを目的とする。   Accordingly, the present invention solves the above-described conventional problems, and the carrier for transporting is easy to remove because the warpage of the thin printed wiring board is small even during high temperatures such as a reflow process or after mounting a large part such as a semiconductor chip. The purpose is to provide.

前記従来の課題を解決するために、本発明は、厚みが0.5mm以下の薄型プリント配線基板上に半導体チップを実装する際に、前記薄型プリント配線基板を接着保持するための搬送用キャリアであって、前記半導体チップの実装部の領域に接着層を有し、前記半導体チップの実装部から外側の領域に非接着層を有してなることを特徴とする薄型プリント配線基板搬送用キャリアであり、非接着層を有することにより、薄型プリント配線基板がキャリア上に接着しない部分を有することになり、この非接着層によって薄型プリント配線基板が自由に変形することができるので、接着層の変形に追従するように中央部が変形することがなくなり、半導体と基板の良好な接続を得ることが可能となる。   In order to solve the above-mentioned conventional problems, the present invention provides a carrier for holding the thin printed wiring board by adhesion when mounting a semiconductor chip on the thin printed wiring board having a thickness of 0.5 mm or less. A carrier for transporting a thin printed circuit board, comprising: an adhesive layer in a region of the mounting portion of the semiconductor chip; and a non-adhesive layer in a region outside the mounting portion of the semiconductor chip. Yes, by having a non-adhesive layer, the thin printed wiring board will have a part that does not adhere on the carrier, and the thin printed wiring board can be freely deformed by this non-adhesive layer, so the deformation of the adhesive layer Therefore, the central portion is not deformed so as to follow the above, and a good connection between the semiconductor and the substrate can be obtained.

本発明の搬送用キャリアでは、半導体チップの実装部の外側の領域を非接着層としているため、加熱工程でも基板は自由な変形を生じることができるため、基板中央部が凸状に変形して、接続不良を引き起こすことがなくなるだけでなく、基板の接着面積が少ないため、取り外しも容易になる。また、ベース材に基板の線膨張係数よりも低い材料を用いることにより、加熱工程でも半導体チップ実装部における基板の伸びが抑制され、半導体チップの変形に近づけることができるため、常温に戻った時の基板の反りを大幅に低減することもできる。   In the carrier for transportation according to the present invention, since the region outside the mounting portion of the semiconductor chip is a non-adhesive layer, the substrate can be freely deformed even in the heating process, so that the central portion of the substrate is deformed into a convex shape. Not only does this cause a connection failure, but also the removal of the substrate is easy because the bonding area of the substrate is small. In addition, by using a material lower than the linear expansion coefficient of the substrate for the base material, it is possible to suppress the elongation of the substrate in the semiconductor chip mounting part even in the heating process, and to approach the deformation of the semiconductor chip. It is possible to greatly reduce the warpage of the substrate.

(実施の形態1)
以下、本発明の実施の形態1における薄型プリント配線基板搬送用キャリアについて、本発明の特に請求項1〜3,6の発明について、図面を参照しながら説明する。
(Embodiment 1)
Hereinafter, the thin printed wiring board carrying carrier according to the first embodiment of the present invention will be described with reference to the drawings.

図1は、実施の形態1での搬送用キャリアに薄型プリント配線基板を貼着して半導体チップを実装した状態を示す断面図である。   FIG. 1 is a cross-sectional view illustrating a state in which a thin printed wiring board is attached to a carrier for conveyance in Embodiment 1 and a semiconductor chip is mounted.

まず、図1に示す通り、本実施の形態での搬送用キャリア21は、ベース基材23上に半導体チップ26の実装部28の領域に弱粘着性接着材料からなる接着層22を有し、半導体チップの実装部28の接着層22を有する領域から外側の領域29に非接着層24を有してなる構成である。   First, as shown in FIG. 1, the carrier for transport 21 in the present embodiment has an adhesive layer 22 made of a weak adhesive material in the region of the mounting portion 28 of the semiconductor chip 26 on the base substrate 23, The non-adhesive layer 24 is provided from the region having the adhesive layer 22 of the semiconductor chip mounting portion 28 to the outer region 29.

また、接着層22と非接着層24は、ともに鉛フローはんだを溶融する条件である250℃以上でも硬化や変形の発生しない耐熱性を有する材料を用いる。   Further, both the adhesive layer 22 and the non-adhesive layer 24 are made of a heat-resistant material that does not cause hardening or deformation even at 250 ° C. or higher, which is a condition for melting the lead flow solder.

この構成において接着層22および非接着層24上に厚み0.5mm以下の薄型プリント配線基板25を配置し、さらに接着層22と対峙する箇所に半導体チップ26を配置する。   In this configuration, a thin printed wiring board 25 having a thickness of 0.5 mm or less is disposed on the adhesive layer 22 and the non-adhesive layer 24, and a semiconductor chip 26 is disposed at a location facing the adhesive layer 22.

その後図1のような薄型プリント配線基板25上に半導体チップ26を実装するために、鉛フローはんだが溶融する条件となる250℃以上の温度で、搬送用キャリア21をリフロー処理する。   Thereafter, in order to mount the semiconductor chip 26 on the thin printed wiring board 25 as shown in FIG. 1, the carrier 21 for transporting is reflowed at a temperature of 250 ° C. or higher, which is a condition for melting the lead flow solder.

本実施の形態の搬送用キャリア21は、非接着層24を有しているため、薄型プリント配線基板25は搬送キャリア21と接着していない領域を有することになるので、鉛フローはんだが溶融する条件となる250℃以上のリフローで加熱しても、薄型プリント配線基板25は非接着部24と対峙する領域において自由な変形を生じることができる。   Since the carrier 21 for conveyance of this Embodiment has the non-adhesion layer 24, since the thin printed wiring board 25 has the area | region which has not adhere | attached the conveyance carrier 21, lead flow solder melts. Even when heated by reflow at 250 ° C. or higher, which is a condition, the thin printed wiring board 25 can be freely deformed in a region facing the non-bonded portion 24.

そのため従来のように、接着層22の変形に追従するように薄型プリント配線基板25の中央部が凸状に変形することがないので、半導体チップ26と薄型プリント配線基板25のギャップ差が発生しなくなり、はんだバンプ27が溶融して薄型プリント配線基板25上に精度よく半導体チップ26を実装することができる。その結果、薄型プリント配線基板25と半導体チップ26の接続不良を引き起こすことがなくなり、良好な接続を有する半導体部品を得ることが可能となる。   Therefore, unlike the prior art, the central portion of the thin printed wiring board 25 does not deform into a convex shape so as to follow the deformation of the adhesive layer 22, so that a gap difference between the semiconductor chip 26 and the thin printed wiring board 25 occurs. As a result, the solder bumps 27 melt and the semiconductor chip 26 can be mounted on the thin printed wiring board 25 with high accuracy. As a result, poor connection between the thin printed wiring board 25 and the semiconductor chip 26 is not caused, and a semiconductor component having good connection can be obtained.

本発明において、非接着層24の領域すなわち半導体チップ26の実装部28の接着層22を有する領域から外側の領域29の内側端部と実装部28の外側端部との間隔30は5mm以下が適当である。間隔30が5mmを超えると、従来の搬送用キャリアのように、リフロー中で薄型プリント配線基板25の中央部が凸状に変形する現象が発生し始めるため、本実施の形態のような効果を得ることができなくなる。   In the present invention, the distance 30 between the inner end of the region 29 outside the region of the non-adhesive layer 24, that is, the region having the adhesive layer 22 of the mounting portion 28 of the semiconductor chip 26 and the outer end of the mounting portion 28 is 5 mm or less. Is appropriate. If the interval 30 exceeds 5 mm, the phenomenon that the central portion of the thin printed circuit board 25 is deformed into a convex shape during reflowing, as in the case of a conventional carrier for transportation, will occur. You can't get it.

また、従来と比較すると、薄型のプリント配線基板25と搬送用キャリア21との接着面積が少なくなるため、取り外しも容易になる。   Further, as compared with the conventional case, since the adhesion area between the thin printed wiring board 25 and the carrier for transport 21 is reduced, it is easy to remove.

なお、搬送用キャリア21のベース材には半導体チップ26と薄型プリント配線基板25の間の線膨張係数を有する材料を用いることが望ましく、実装する電子部品、特に半導体チップ26のような大型部品の線膨張係数に近づけることで、基板の反りを大幅に低減することができる。   In addition, it is desirable to use a material having a linear expansion coefficient between the semiconductor chip 26 and the thin printed wiring board 25 as the base material of the carrier 21 for transportation, and it is preferable to use electronic components to be mounted, particularly large components such as the semiconductor chip 26. By approaching the linear expansion coefficient, the warpage of the substrate can be greatly reduced.

なお、図1において、1つの半導体チップ26を実装する形態について説明したが、同一面上に配置した複数個の半導体チップ26を同時に実装することも可能であり、この場合、効率よく半導体チップ26を実装することができる。   In addition, although the form which mounts one semiconductor chip 26 was demonstrated in FIG. 1, it is also possible to mount the several semiconductor chip 26 arrange | positioned on the same surface simultaneously, and in this case, the semiconductor chip 26 is efficiently carried out. Can be implemented.

以上のように、本実施の形態によれば、半導体チップの実装部から外側の領域に非接着層を有してなることで、250℃以上のリフローで加熱しても、薄型プリント配線基板25は自由な変形を生じることができるため、薄型プリント配線基板25と半導体チップ26の接続不良を引き起こすことがなくなり、良好な接続を有する半導体部品を得ることができる。   As described above, according to the present embodiment, since the non-adhesive layer is provided in the outer region from the mounting portion of the semiconductor chip, the thin printed wiring board 25 can be heated even when heated by reflow at 250 ° C. or higher. Can be freely deformed, so that a poor connection between the thin printed wiring board 25 and the semiconductor chip 26 is not caused, and a semiconductor component having a good connection can be obtained.

(実施の形態2)
以下、本発明の実施の形態2における薄型プリント配線基板搬送用キャリアについて、本発明の特に請求項4、5の発明について、図面を参照しながら説明する。なお、実施の形態1と同一の構造については、同一番号を付与してその説明を省略する。
(Embodiment 2)
Hereinafter, the thin printed wiring board carrying carrier according to Embodiment 2 of the present invention will be described with reference to the drawings. In addition, about the structure same as Embodiment 1, the same number is provided and the description is abbreviate | omitted.

図2は、実施の形態2の搬送用キャリアに薄型プリント配線基板を貼着して半導体チップを実装した状態を示す断面図である。   FIG. 2 is a cross-sectional view showing a state in which a thin printed wiring board is attached to the carrier for transportation according to the second embodiment and a semiconductor chip is mounted.

本実施の形態での特徴は、図2に示すように、弱粘着性接着剤からなる接着層22上に、少なくとも半導体チップ26の実装部28と対峙する箇所に開口部31を有する耐熱性フィルム32を貼りつけた搬送用キャリア21を用いることを特徴としている。   As shown in FIG. 2, the feature of the present embodiment is that the heat-resistant film has an opening 31 at least at a location facing the mounting portion 28 of the semiconductor chip 26 on the adhesive layer 22 made of a weak adhesive. It is characterized in that the carrier 21 for conveyance with 32 attached is used.

本実施の形態において、耐熱性フィルム32には、鉛フローはんだが溶融する条件となる250℃以上の加熱温度にも耐えるポリイミドフィルム等の材料を用いる。   In the present embodiment, the heat-resistant film 32 is made of a material such as a polyimide film that can withstand a heating temperature of 250 ° C. or higher, which is a condition for melting the lead flow solder.

また、半導体チップ26の実装部28の外側端部と開口部31の内側端部との間隔30は、実施の形態1と同様に5mm以下が適当である。   Further, the distance 30 between the outer end of the mounting portion 28 of the semiconductor chip 26 and the inner end of the opening 31 is suitably 5 mm or less, as in the first embodiment.

本実施の形態では、接着層22に開口部31を有する耐熱性フィルム32を貼りつけることにより、耐熱性フィルム32が非接着層としての働きを有するので、実施の形態1と同様、薄型プリント配線基板25は耐熱性フィルム32と対峙する領域において自由な変形を生じることができ、接着層22の変形に追従するように薄型プリント配線基板25の中央部が凸状に変形することがないので、半導体チップ26と薄型プリント配線基板25のギャップ差が発生しなくなり、薄型プリント配線基板25上に精度よく半導体チップ26を実装することができる。   In the present embodiment, the heat-resistant film 32 has a function as a non-adhesive layer by attaching the heat-resistant film 32 having the opening 31 to the adhesive layer 22, so that the thin printed wiring is the same as in the first embodiment. The substrate 25 can be freely deformed in a region facing the heat resistant film 32, and the central portion of the thin printed wiring board 25 is not deformed into a convex shape so as to follow the deformation of the adhesive layer 22. A gap difference between the semiconductor chip 26 and the thin printed wiring board 25 does not occur, and the semiconductor chip 26 can be mounted on the thin printed wiring board 25 with high accuracy.

また、本実施の形態は、搬送用キャリア21のベース基材23上の全面を弱粘着性接着剤からなる接着層22としていることから、回路パターンが変わっても、搬送用キャリア21を作り変えることなく、耐熱性フィルム32の形状を変更するだけで対応を図ることができ、コストダウンと設計対応力の面で効果を発揮できる。   Further, in this embodiment, since the entire surface of the carrier carrier 21 on the base substrate 23 is the adhesive layer 22 made of a weak adhesive, the carrier 21 for transportation is recreated even if the circuit pattern changes. Therefore, it is possible to respond by simply changing the shape of the heat-resistant film 32, and the effect can be exhibited in terms of cost reduction and design response.

以上のように、本発明にかかる薄型プリント配線基板搬送用キャリアでは、フレキシブル基板のように低剛性で搬送が困難な薄型プリント配線基板に半導体チップのような大型部品を実装する際に効果を発揮することから、半導体パッケージや半導体チップを用いたモジュール部品の製造に関する用途に適用できる。   As described above, the carrier for transporting a thin printed circuit board according to the present invention is effective when a large-sized component such as a semiconductor chip is mounted on a thin printed circuit board having low rigidity and difficult to transport, such as a flexible substrate. Therefore, the present invention can be applied to applications related to the manufacture of module parts using semiconductor packages and semiconductor chips.

本発明の実施の形態1における搬送用キャリアを示す断面図Sectional drawing which shows the carrier for conveyance in Embodiment 1 of this invention 本発明の実施の形態2における搬送用キャリアを示す断面図Sectional drawing which shows the carrier for conveyance in Embodiment 2 of this invention 従来の搬送用キャリアに薄型プリント配線基板を貼着した状態を示す断面図Sectional drawing which shows the state which stuck the thin printed wiring board on the conventional carrier for conveyance 従来の搬送用キャリアを用いた薄型プリント配線基板への実装方法を示す工程図Process diagram showing mounting method to thin printed wiring board using conventional carrier for conveyance 従来の搬送用キャリアでの課題を示す断面図Sectional view showing problems with conventional carrier for conveyance

符号の説明Explanation of symbols

21 搬送用キャリア
22 接着層
23 ベース基材
24 非接着層
25 薄型プリント配線基板
26 半導体チップ
27 はんだバンプ
28 実装部
29 実装部から外側の領域
30 間隔
31 開口部
32 耐熱性フィルム
DESCRIPTION OF SYMBOLS 21 Carrier for conveyance 22 Adhesive layer 23 Base base material 24 Non-adhesion layer 25 Thin printed wiring board 26 Semiconductor chip 27 Solder bump 28 Mounting part 29 The area | region outside a mounting part 30 Space | interval 31 Opening part 32 Heat resistant film

Claims (6)

厚みが0.5mm以下の薄型プリント配線基板上に半導体チップを実装する際に、前記薄型プリント配線基板を接着保持するための搬送用キャリアであって、前記半導体チップの実装部の領域に接着層を有し、前記半導体チップの実装部から外側の領域に非接着層を有してなることを特徴とする薄型プリント配線基板搬送用キャリア。 A carrier for transporting and holding the thin printed wiring board when a semiconductor chip is mounted on a thin printed wiring board having a thickness of 0.5 mm or less, and an adhesive layer on the mounting portion of the semiconductor chip And a non-adhesive layer in a region outside the mounting portion of the semiconductor chip. 非接着層の領域の内側端部と半導体チップの実装部の外側端部との間隔が5mm以下である、請求項1に記載の薄型プリント配線基板搬送用キャリア。 The carrier for carrying a thin printed circuit board according to claim 1, wherein a distance between an inner end portion of the non-adhesive layer region and an outer end portion of the mounting portion of the semiconductor chip is 5 mm or less. 接着層及び非接着層は250℃以上の耐熱性を有する、請求項1に記載の薄型プリント配線基板搬送用キャリア。 The carrier for carrying a thin printed circuit board according to claim 1, wherein the adhesive layer and the non-adhesive layer have a heat resistance of 250 ° C. or higher. 表面の全面に接着層を有する搬送用キャリア上に、少なくとも半導体チップの実装部の領域に開口部を設け、かつ250℃以上の耐熱性を有するフィルムを貼りつけていることを特徴とする請求項1に記載の薄型プリント配線基板搬送用キャリア。 2. A film having a heat resistance of 250 ° C. or higher and having an opening provided at least in a region of a mounting portion of a semiconductor chip on a carrier for conveyance having an adhesive layer on the entire surface. 2. A carrier for carrying a thin printed wiring board according to 1. 半導体チップの実装部の外側端部と開口部の内側端部との間隔は5mm以下である、請求項4に記載の薄型プリント配線基板搬送用キャリア。 The carrier for carrying a thin printed circuit board according to claim 4, wherein a distance between an outer end of the mounting portion of the semiconductor chip and an inner end of the opening is 5 mm or less. キャリアに用いるベース材の線膨張係数が半導体チップと薄型プリント配線基板の間の数値を有する請求項1または4に記載の薄型プリント配線基板搬送用キャリア。 The carrier for carrying a thin printed wiring board according to claim 1 or 4, wherein the linear expansion coefficient of the base material used for the carrier has a numerical value between the semiconductor chip and the thin printed wiring board.
JP2006159435A 2006-06-08 2006-06-08 Carrier for transfer of thin printed wiring circuit board Pending JP2007329303A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006159435A JP2007329303A (en) 2006-06-08 2006-06-08 Carrier for transfer of thin printed wiring circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006159435A JP2007329303A (en) 2006-06-08 2006-06-08 Carrier for transfer of thin printed wiring circuit board

Publications (1)

Publication Number Publication Date
JP2007329303A true JP2007329303A (en) 2007-12-20

Family

ID=38929570

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006159435A Pending JP2007329303A (en) 2006-06-08 2006-06-08 Carrier for transfer of thin printed wiring circuit board

Country Status (1)

Country Link
JP (1) JP2007329303A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018026437A (en) * 2016-08-09 2018-02-15 新光電気工業株式会社 Wiring board and manufacturing method of the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018026437A (en) * 2016-08-09 2018-02-15 新光電気工業株式会社 Wiring board and manufacturing method of the same
US11152293B2 (en) 2016-08-09 2021-10-19 Shinko Electric Industries Co., Ltd. Wiring board having two insulating films and hole penetrating therethrough

Similar Documents

Publication Publication Date Title
KR101174056B1 (en) Semiconductor device and its fabrication method
US7985621B2 (en) Method and apparatus for making semiconductor packages
JP5519866B2 (en) Electronic component mounting line and electronic component mounting method
JP4585416B2 (en) Substrate warpage reduction structure and substrate warpage reduction method
JP2009130269A (en) Semiconductor production apparatus and production process for semiconductor device
US20050161816A1 (en) Semiconductor device
US8800137B2 (en) Method of manufacturing printed circuit board
KR100950523B1 (en) Printed circuit board assembly and electronic device
US20100327044A1 (en) Method for manufacturing electronic component module
JP4720438B2 (en) Flip chip connection method
US7670877B2 (en) Reliability enhancement process
JP2007329303A (en) Carrier for transfer of thin printed wiring circuit board
JP2001320145A (en) Method and structure for mounting electronic part
JP2006245205A (en) Tool for fixing electronic component and method for processing electronic component
JP5120304B2 (en) Printed wiring board with stiffener and method for manufacturing semiconductor package with heat sink
JP4333218B2 (en) Multi-layer circuit board with stiffener
JP2010109244A (en) Module, and manufacturing method thereof
JP4031899B2 (en) Manufacturing method of film carrier tape for mounting electronic components
JP2010183013A (en) Method of manufacturing circuit board
JPH03163896A (en) Manufacture of electronic circuit module
JP2001223446A (en) Fpc circuit board, method for mounting chip component on fpc board and method of manufacturing fpc board
JP2004207550A (en) Tape carrier for semiconductor device
JP2008119888A (en) Suction sheet for automatic mounting
JP2005286147A (en) Printed circuit board with jig and method for manufacturing same
JP2007149821A (en) Resin lamination printed wiring board, deflection correcting method thereof