CN221509125U - Power-down shutter protection circuit - Google Patents
Power-down shutter protection circuit Download PDFInfo
- Publication number
- CN221509125U CN221509125U CN202322926519.XU CN202322926519U CN221509125U CN 221509125 U CN221509125 U CN 221509125U CN 202322926519 U CN202322926519 U CN 202322926519U CN 221509125 U CN221509125 U CN 221509125U
- Authority
- CN
- China
- Prior art keywords
- output end
- voltage
- resistor
- input
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 42
- 238000001514 detection method Methods 0.000 claims abstract description 13
- 239000003990 capacitor Substances 0.000 claims description 69
- 230000002093 peripheral effect Effects 0.000 claims description 14
- 230000000087 stabilizing effect Effects 0.000 claims description 12
- 238000012544 monitoring process Methods 0.000 abstract description 4
- 230000004044 response Effects 0.000 abstract description 2
- 230000001960 triggered effect Effects 0.000 abstract description 2
- 238000004146 energy storage Methods 0.000 description 12
- 230000002159 abnormal effect Effects 0.000 description 11
- 238000010586 diagram Methods 0.000 description 6
- 238000013500 data storage Methods 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Landscapes
- Protection Of Static Devices (AREA)
Abstract
The utility model relates to a power-down shutter protection circuit which comprises a power input protection circuit, a DC-DC conversion and charging circuit, a power-down detection circuit, a main controller and a shutter control circuit. The power-down shutter protection circuit can detect the state of a front-stage circuit in real time, is more accurate in monitoring, is quicker in response and is smaller in delay; in addition, under the condition of power failure, the shutter protection is triggered in time, so that the detector is free from damage, and the failure rate is reduced; in addition, the protection circuit has a circuit protection function, and the stability of the power-down shutter protection circuit is enhanced.
Description
Technical Field
The utility model relates to the technical field of imaging protection, in particular to a power-down shutter protection circuit.
Background
Depending on the infrared detector characteristics, the detector should avoid exposing the lens to direct sunlight when in use. When the detector is directly illuminated by the sun, the pixels affected by the illumination may experience temporary imaging anomalies. This anomaly gradually returns to normal over time, depending on the exposure conditions. The long-term direct sun may cause permanent damage to the detector. In order to avoid the occurrence of the phenomenon, a power-down shutter protection circuit is designed, and the shutter can be closed to protect the detector from being damaged under the abnormal power-down condition.
The existing infrared movement and a shutter control circuit thereof comprise a main controller, a motor controller and an energy storage circuit. The energy storage circuit comprises an energy storage capacitor, and the output end of the motor controller is connected with the shutter; when the motor controller is electrified, the main controller controls the input control end of the motor controller to be in a first point state, the motor controller controls the shutter to be opened according to the first potential state of the input control end, and the energy storage capacitor stores electric energy; when the motor controller loses power, the energy storage capacitor releases electric energy, so that the input control end of the motor controller is in a second potential state, and the motor controller controls the shutter to be closed according to the second potential state of the input control end. When the motor controller is powered off and the energy storage capacitor releases electric energy, the input control end of the motor controller is in a third potential state, and the shutter is kept closed. The input control end comprises a dormant end, a first input end and a second input end, and the energy storage circuit further comprises a first resistor connected with the energy storage capacitor and the dormant end and a second resistor connected between the energy storage capacitor and the second input end. The input control terminal being in the first potential state includes a sleep terminal, a first input terminal, and a second input terminal respectively being at a high potential. The input control terminal being in the second point location state includes the sleep terminal and the second input terminal being at a high potential and the first input terminal being at a low potential. The input control terminal being in the third potential state includes the sleep terminal, the first input terminal, and the second input terminal being respectively at a low potential. The energy storage circuit also comprises a unidirectional diode connected with the power supply input end of the motor controller, and the energy storage capacitor is connected between a node between the positive electrode of the unidirectional diode and the power supply input end and the electrode ground. When the infrared machine core is started, the motor controller is electrified, and when the infrared machine core is closed, the motor controller is powered off.
However, the existing infrared machine core and the shutter control circuit thereof have no power-down detection circuit, no feedback signal and cannot realize real-time monitoring; and no circuit protection is adopted, so that over-voltage can be caused, and the circuit stability is poor.
Disclosure of utility model
The utility model aims to provide a power-down shutter protection circuit.
The technical scheme for solving the technical problems is as follows: a power-down shutter protection circuit, comprising:
The power input protection circuit comprises a first input end and a first output end, wherein the first input end is used for being connected with an external power voltage, and the first output end is used for outputting the first voltage;
the DC-DC conversion circuit comprises a second input end, a second output end and a third output end, wherein the second input end is connected with the first output end, the second output end is used for outputting a second voltage, and the third output end is used for outputting a third voltage;
The DC-DC conversion and charging circuit comprises a third input end, a fourth input end and a fourth output end, wherein the third input end is connected with the third output end, the fourth input end is connected with the second output end, and the fourth output end is used for outputting a fourth voltage;
The power failure detection circuit comprises a fifth input end and a fifth output end, wherein the fifth input end is connected with the first output end, and the fifth output end is used for outputting a fifth voltage;
The main controller comprises a first power supply end, a sixth input end, a sixth output end and a seventh output end, wherein the first power supply end is connected with the fourth output end, the sixth input end is connected with the fifth output end, the sixth output end is used for outputting an opening control signal, and the seventh output end is used for outputting a closing control signal;
The shutter control circuit comprises a second power end, a seventh input end, an eighth output end and a ninth output end, wherein the second power end is connected with the fourth output end, the seventh input end is connected with the seventh output end, the eighth input end is connected with the sixth output end, and the eighth output end and the ninth output end are connected with a shutter connector and are respectively used for outputting an opening driving signal and a closing driving signal to drive the shutter to open and close.
On the basis of the technical scheme, the utility model can be improved as follows.
Further, the power input protection circuit includes:
One end of the fuse is connected with the first input end;
The negative electrode of the first voltage-stabilizing diode is connected with the other end of the fuse, and the positive electrode of the first voltage-stabilizing diode is connected with the first input end;
the first resistor is connected in parallel with two ends of the first zener diode;
The two input ends of the common mode inductor are connected with the two ends of the first resistor;
one end of the first capacitor is connected with one output end of the common mode inductor, and the other end of the first capacitor is connected with digital ground;
one end of the second capacitor is connected with the other output end of the common mode inductor, and the other end of the second capacitor is connected with digital ground;
And one end of the third capacitor is the first output end and is connected with one output end of the common mode inductor to output the first voltage, and the other end of the third capacitor is connected with the other output end of the common mode inductor and is grounded in a simulation mode.
Further, the DC-DC conversion circuit includes a first DC-DC conversion chip and a first peripheral sub-circuit; the VI N pin of the first DC-DC conversion chip is the second input end and is connected with the first voltage;
The first peripheral sub-circuit includes:
One end of the first inductor is connected with the SW pin of the first DC-DC conversion chip, and the other end of the first inductor is the second output end and outputs the second voltage;
one end of the second resistor is connected with the second output end;
one end of the third resistor is connected with the other end of the second resistor, and the other end of the third resistor is connected with analog ground;
The base electrode of the triode is connected between the second resistor and the third resistor, and the emitter electrode of the triode is grounded;
the drain electrode of the MOS tube is connected with the second output end, the grid electrode of the MOS tube is connected with the collector electrode of the triode, and the source electrode of the MOS tube is the third output end and outputs the third voltage;
and the fourth resistor is connected between the grid electrode and the source electrode of the MOS tube.
Further, the DC-DC conversion and charging circuit comprises a second DC-DC conversion chip, a second peripheral sub-circuit and a charging sub-circuit; the VI N pin of the second DC-DC conversion chip is the fourth input end and is connected with the second voltage;
The first peripheral sub-circuit includes:
The positive electrode of the first diode is connected with the VOUT pin of the second DC-DC conversion chip, and the negative electrode of the first diode is the fourth output end and outputs the fourth voltage;
The second diode is characterized in that the negative electrode is the third input end and is connected with the third voltage, and the positive electrode is connected with the negative electrode of the first diode;
The charging sub-circuit includes:
a fifteenth capacitor, one end of which is connected with the cathode of the first diode, and the other end of which is connected with analog ground;
And a twelfth resistor connected in parallel with two ends of the fifteenth capacitor.
Further, the power-down detection circuit includes:
Seventeenth resistor, one end is the fifth input end and connected to the first voltage;
An eighteenth resistor, one end of which is connected with the other end of the seventeenth resistor, and the other end of which is connected with analog ground;
A twenty-second capacitor connected in parallel with two ends of the eighteenth resistor;
The input end of the comparator is connected between the seventeenth resistor and the eighteenth resistor, and the power supply end of the comparator is connected with a sixth voltage;
A twenty-third capacitor, one end of which is connected with the sixth voltage and the other end of which is connected with analog ground;
A nineteenth resistor, one end of which is connected with the output end of the comparator, and the other end of which is the fifth output end and outputs a fifth voltage;
A twentieth resistor, one end of which is connected with the sixth voltage, and the other end of which is connected with the fifth output end;
and the positive electrode of the second voltage stabilizing diode is grounded in an analog mode, and the negative electrode of the second voltage stabilizing diode is connected with the fifth output end.
Further, the shutter control circuit includes:
The shutter control chip is characterized in that a I N pin is the seventh input end and is connected with the closing control signal, a I N pin is the eighth input end and is connected with the opening control signal, a VCC pin and a VCP pin are both the second power end, an OUT1 pin is the eighth output end and outputs the opening driving signal and is connected with the shutter connector, and an OUT2 pin is the ninth output end and outputs the closing driving signal and is connected with the shutter connector;
a twenty-fourth capacitor, one end of which is connected with the VCC pin of the shutter control chip, and the other end of which is connected with analog ground;
a twenty-fifth capacitor, one end of which is connected with the VCP pin of the shutter control chip, and the other end of which is connected with analog ground;
A twenty-sixth capacitor, one end of which is connected with the VI NT pin of the shutter control chip, and the other end of which is connected with analog ground;
a twenty-seventh capacitor, one end of which is connected with the OUT1 pin of the shutter control chip, and the other end of which is connected with analog ground;
One end of the twenty-eighth capacitor is connected with the OUT2 pin of the shutter control chip, and the other end of the twenty-eighth capacitor is connected with analog ground;
and one end of the twenty-first resistor is connected with the I SEN pin of the shutter control chip, and the other end of the twenty-first resistor is connected with analog ground.
The beneficial effects of the utility model are as follows: the power-down shutter protection circuit can detect the state of a front-stage circuit in real time, is more accurate in monitoring, is quicker in response and is smaller in delay; in addition, under the condition of power failure, the shutter protection is triggered in time, so that the detector is free from damage, and the failure rate is reduced; in addition, the protection circuit has a circuit protection function, and the stability of the power-down shutter protection circuit is enhanced.
Drawings
FIG. 1 is a block diagram showing the overall structure of a power-down shutter protection circuit according to the present utility model;
FIG. 2 is a schematic diagram of a power input protection circuit in a power-down shutter protection circuit according to the present utility model;
FIG. 3 is a schematic diagram of a DC-DC converter circuit in a power-down shutter protection circuit according to the present utility model;
FIG. 4 is a schematic diagram of a DC-DC conversion and charging circuit in a power-down shutter protection circuit according to the present utility model;
FIG. 5 is a schematic diagram of a power down detection circuit in a power down shutter protection circuit according to the present utility model;
fig. 6 is a schematic diagram of a shutter control circuit in a power-down shutter protection circuit according to the present utility model.
Detailed Description
The principles and features of the present utility model are described below with reference to the drawings, the examples are illustrated for the purpose of illustrating the utility model and are not to be construed as limiting the scope of the utility model.
As shown in fig. 1, a power-down shutter protection circuit includes:
The power input protection circuit comprises a first input end J1 and a first output end, wherein the first input end is used for being connected with an external power supply voltage, and the first output end is used for outputting a first voltage V_IN;
The DC-DC conversion circuit comprises a second input end, a second output end and a third output end, wherein the second input end is connected with the first output end, the second output end is used for outputting a second voltage V_OUT, and the third output end is used for outputting a third voltage VCC_12V;
The DC-DC conversion and charging circuit comprises a third input end, a fourth input end and a fourth output end, wherein the third input end is connected with the third output end, the fourth input end is connected with the second output end, and the fourth output end is used for outputting a fourth voltage VCC_9V;
The power failure detection circuit comprises a fifth input end and a fifth output end, wherein the fifth input end is connected with the first output end, and the fifth output end is used for outputting a fifth voltage V_ DETECTOR;
the main controller comprises a first power supply end, a sixth input end, a sixth output end and a seventh output end, wherein the first power supply end is connected with the fourth output end, the sixth input end is connected with the fifth output end, the sixth output end is used for outputting an opening control signal MOPEN, and the seventh output end is used for outputting a closing control signal MCLOSE;
The shutter control circuit comprises a second power end, a seventh input end, an eighth output end and a ninth output end, wherein the second power end is connected with the fourth output end, the seventh input end is connected with the seventh output end, the eighth input end is connected with the sixth output end, and the eighth output end and the ninth output end are connected with a shutter connector J2 and are respectively used for outputting an opening driving signal OUT1 and a closing driving signal OUT2 to drive the shutter to open and close.
In the utility model, the external power supply voltage generates a first voltage V_ I N of 19-32V through power input protection treatment to supply power for a later-stage circuit, and the protection circuit has the function of preventing over-voltage and has the characteristic of strong stability, thus being applicable to the abnormal protection of various complex environments; the DC-DC conversion circuit is used for performing voltage conversion on a first voltage V_ I N of 19-32V to generate a second voltage V_OUT of direct current 12V and a third voltage VCC_12V for supplying power to the later-stage circuit; the DC-DC conversion and charging circuit converts 12V into 9V and stores energy, and the DC-DC conversion and charging circuit can be used for supplying power to a later-stage circuit under the condition of normal/abnormal power failure so as to realize that a shutter control circuit is controlled by a main controller and then the shutter control circuit drives the shutter to be closed under the condition of normal/abnormal power failure, thereby protecting a thermosensitive element. The power failure detection circuit is used for comparing the first voltage V_ I N with a threshold voltage to output a fifth voltage V_ DETECTOR, the level state of the fifth voltage V_ DETECTOR represents whether the shutter is powered down, and the main controller detects the level state of the fifth voltage V_ DETECTOR to output a corresponding control signal so as to control the shutter control circuit to output a corresponding driving signal and further drive the shutter to open/close.
In this embodiment, as shown in fig. 2, the power input protection circuit includes:
A fuse F, one end of which is connected with the first input end J1;
The negative electrode of the first voltage stabilizing diode TVS1 is connected with the other end of the fuse, and the positive electrode of the first voltage stabilizing diode TVS1 is connected with the first input end J1;
The first resistor R1 is connected in parallel with two ends of the first voltage stabilizing diode TVS 1;
The two input ends of the common mode inductor L are connected with the two ends of the first resistor R1;
One end of the first capacitor C1 is connected with one output end of the common mode inductor L, and the other end of the first capacitor C is connected with digital ground;
One end of the second capacitor C2 is connected with the other output end of the common mode inductor L, and the other end of the second capacitor C is connected with digital ground;
One end of the third capacitor C3 is the first output end and is connected to an output end of the common-mode inductor L and outputs the first voltage v_ I N, and the other end of the third capacitor C is connected to another output end of the common-mode inductor L and is connected to analog ground.
Specifically, the input voltage range of the power input protection circuit is 19-32V, that is, the external power voltage range accessed by the first input end is 19-32V, the external power voltage input firstly passes through the fuse F, then passes through the first voltage stabilizing diode TVS1 and the first resistor R1 (specifically, a piezoresistor) to perform current voltage protection, the occurrence of overcurrent and overvoltage is prevented, and then the first voltage v_ I N of 19-32V is provided for the later stage after the filtering through the common mode inductance L. In addition, the first capacitor C1 in the power input protection circuit has an energy storage function, so that the movement can supply power for a period of time under the abnormal power supply condition, and the subsequent circuit can work normally, so that emergency protection measures such as abnormal data storage and the like are realized.
In this embodiment, as shown in fig. 3, the DC-DC conversion circuit includes a first DC-DC conversion chip U1 and a first peripheral sub-circuit; the VI N pin of the first DC-DC conversion chip U1 is the second input end and is connected with the first voltage V_ I N;
The first peripheral sub-circuit includes:
One end of the first inductor L1 is connected with the SW pin of the first DC-DC conversion chip U1, and the other end of the first inductor L1 is the second output end and outputs the second voltage V_OUT;
one end of the second resistor R2 is connected with the second output end;
One end of the third resistor R3 is connected with the other end of the second resistor R2, and the other end of the third resistor R3 is connected with analog ground;
the base electrode of the triode Q1 is connected between the second resistor R2 and the third resistor R3, and the emitter electrode of the triode Q is grounded;
the drain electrode of the MOS tube M1 is connected with the second output end, the grid electrode of the MOS tube M1 is connected with the collector electrode of the triode Q1, and the source electrode of the MOS tube M1 is the third output end and outputs the third voltage VCC_12V;
The fourth resistor R4 is connected between the gate and the source of the MOS transistor M1.
Specifically, the DC-DC conversion circuit is configured to convert a first voltage v_ I N of 19-32V into a second voltage v_out of direct current 12V, where the second voltage v_out is used to supply power to a later stage circuit, and the third voltage vcc_12v is obtained after the second voltage v_out passes through the MOS transistor M1, where the P-type MOS transistor M1 can prevent current from flowing backward, so as to avoid damage to the first DC-DC conversion chip U1.
In addition, the first peripheral sub-circuit further includes fifth resistors R5 to eleventh resistor R11, fourth capacitors to fourteenth capacitors C14, and connection relationships between the fifth resistors R5 to eleventh resistor R11 and the fourth capacitors C4 to fourteenth capacitors C14 are shown in fig. 3.
In this embodiment, as shown in fig. 4, the DC-DC conversion and charging circuit includes a second DC-DC conversion chip U2, a second peripheral sub-circuit, and a charging sub-circuit; the VI N pin of the second DC-DC conversion chip U2 is the fourth input end and is connected with the second voltage V_OUT;
The first peripheral sub-circuit includes:
The positive electrode of the first diode D1 is connected with the VOUT pin of the second DC-DC conversion chip U2, and the negative electrode is the fourth output end and outputs the fourth voltage VCC_9V;
The second diode D2 has a negative electrode connected to the third input terminal and the third voltage vcc_12v, and a positive electrode connected to the negative electrode of the first diode D1;
The charging sub-circuit includes:
A fifteenth capacitor C15, one end of which is connected to the cathode of the first diode D1, and the other end of which is connected to analog ground;
A twelfth resistor R12 connected in parallel across the fifteenth capacitor C15.
In the DC-DC conversion and charging circuit, the second DC-DC conversion chip U2 converter converts the second voltage v_out of 12V into the fourth voltage vcc_9v of 9V, and then charges the fifteenth capacitor C15 (specifically, the super capacitor). The fifteenth capacitor C15 can store a certain amount of electricity and can be used for supplying power to a later-stage circuit under the condition of normal/abnormal power failure, namely supplying power to the main controller and the shutter control circuit, so that the shutter control circuit is driven by the main controller, and the shutter control circuit module drives the shutter to be closed to protect the thermosensitive element under the condition of normal/abnormal power failure; in addition, the first diode D1 and the second diode D2 in the DC-DC conversion and charging circuit can prevent the current from flowing backwards to damage the circuit.
In addition, the second peripheral sub-circuit further comprises thirteenth resistors R13-sixteenth resistor R16, sixteenth capacitor C16-twenty-first capacitor C21, third diode D3 and second inductor L2, and thirteenth resistor R13 is over
The connection relationship among the sixteenth resistor R16, the sixteenth capacitor C16 to the twenty first capacitor C21, the third diode D3 and the second inductor L2 is shown in fig. 4.
In this embodiment, as shown in fig. 5, the power failure detection circuit includes:
A seventeenth resistor R17, one end of which is the fifth input end and is connected to the first voltage v_ I N;
an eighteenth resistor R18, one end of which is connected to the other end of the seventeenth resistor R17, and the other end of which is connected to analog ground;
A twenty-second capacitor C22 connected in parallel to both ends of the eighteenth resistor R18;
The input end of the comparator U3 is connected between the seventeenth resistor R17 and the eighteenth resistor R18, and the power end of the comparator U3 is connected with a sixth voltage VCC_5V;
A twenty-third capacitor C23, one end of which is connected to the sixth voltage vcc_5v, and the other end of which is connected to analog ground;
A nineteenth resistor R19, one end of which is connected to the output end of the comparator U3, and the other end of which is the fifth output end and outputs a fifth voltage v_ DETECTOR;
A twentieth resistor R20, one end of which is connected to the sixth voltage vcc_5v, and the other end of which is connected to the fifth output terminal;
And the anode of the second voltage stabilizing diode TVS3 is grounded in an analog mode, and the cathode of the second voltage stabilizing diode TVS3 is connected with the fifth output end.
In the power-down detection circuit, the first voltage v_ I N is divided by the seventeenth resistor R17 and the eighteenth resistor R18 and then enters the comparator U3. The reference end of the comparator U3 is connected with a threshold voltage, the reference threshold voltage is 14.8V, when the first voltage V_ I N is higher than the threshold voltage, the fifth voltage V_ DETECTOR is 5V, and the shutter control circuit module performs normal operation; when the first voltage v_ I N is lower than the threshold voltage, the fifth voltage v_ DETECTOR is 0V, and then the shutter control circuit is controlled by the main controller to perform the power-down shutter protection action. In addition, the second zener diode TVS2 in the power-down detection circuit is used to prevent the output fifth voltage v_ DETECTOR from being over-voltage.
The main controller is configured to detect a level state of the fifth voltage v_ DETECTOR, output the open control signal MOPEN when the fifth voltage v_ DETECTOR is 5V, and output the close control signal MCLOSE when the fifth voltage v_ DETECTOR is 0V.
In this embodiment, as shown in fig. 6, the shutter control circuit includes:
The shutter control chip U4, I N has a pin of the seventh input end and is connected to the closing control signal MCLOSE, a pin I N2 has an eighth input end and is connected to the opening control signal MOPEN, a pin VCC and a pin VCP are both the second power supply end, a pin OUT1 has an eighth output end and outputs the opening driving signal OUT1 and is connected to the shutter connector J2, and a pin OUT2 has a ninth output end and outputs the closing driving signal OUT2 and is connected to the shutter connector J2;
one end of the twenty-fourth capacitor C24 is connected with the VCC pin of the shutter control chip U4, and the other end of the twenty-fourth capacitor C is connected with analog ground;
A twenty-fifth capacitor C25, one end of which is connected to the VCP pin of the shutter control chip U4, and the other end of which is connected to analog ground;
One end of a twenty-sixth capacitor C26 is connected with a VI NT pin of the shutter control chip U4, and the other end of the twenty-sixth capacitor C is connected with analog ground;
one end of the twenty-seventh capacitor C27 is connected with the OUT1 pin of the shutter control chip U4, and the other end of the twenty-seventh capacitor C is connected with analog ground;
one end of the twenty-eighth capacitor C28 is connected with the OUT2 pin of the shutter control chip U4, and the other end of the twenty-eighth capacitor C is connected with analog ground;
and one end of the twenty-first resistor R21 is connected with the I SEN pin of the shutter control chip U4, and the other end of the twenty-first resistor R is connected with analog ground.
The shutter control circuit is connected with the main controller, the main controller controls a shutter control chip U4 in the shutter control circuit, and the shutter control chip U4 is connected with a shutter connector J2 through an OUT1 pin and an OUT2 pin to drive the shutter to open/close.
In summary, the power-down shutter protection circuit of the utility model has the following advantages:
Firstly, the damage of the detector under the condition of normal/abnormal power failure can be prevented, and the failure rate is reduced;
secondly, the state of the front-end circuit can be monitored in real time through the power-down detection circuit, so that the monitoring is more accurate, the reaction is quicker, and the delay is smaller;
Thirdly, the movement can normally work for a period of time under the condition of abnormal power supply so as to realize emergency protection measures such as abnormal data storage and the like;
fourth, can carry out the circuit protection, prevent the excessive current and press, the circuit stability is stronger, can be applicable to the unusual protection of various complex environments.
The foregoing description of the preferred embodiments of the utility model is not intended to limit the utility model to the precise form disclosed, and any such modifications, equivalents, and alternatives falling within the spirit and scope of the utility model are intended to be included within the scope of the utility model.
Claims (6)
1. A power-down shutter protection circuit, comprising:
The power input protection circuit comprises a first input end (J1) and a first output end, wherein the first input end is used for being connected with an external power supply voltage, and the first output end is used for outputting a first voltage (V_IN);
The DC-DC conversion circuit comprises a second input end, a second output end and a third output end, wherein the second input end is connected with the first output end, the second output end is used for outputting a second voltage (V_OUT), and the third output end is used for outputting a third voltage (VCC_12V);
the DC-DC conversion and charging circuit comprises a third input end, a fourth input end and a fourth output end, wherein the third input end is connected with the third output end, the fourth input end is connected with the second output end, and the fourth output end is used for outputting a fourth voltage (VCC_9V);
The power failure detection circuit comprises a fifth input end and a fifth output end, wherein the fifth input end is connected with the first output end, and the fifth output end is used for outputting a fifth voltage (V_ DETECTOR);
The main controller comprises a first power supply end, a sixth input end, a sixth output end and a seventh output end, wherein the first power supply end is connected with the fourth output end, the sixth input end is connected with the fifth output end, the sixth output end is used for outputting an opening control signal (MOPEN), and the seventh output end is used for outputting a closing control signal (MCLOSE);
The shutter control circuit comprises a second power end, a seventh input end, an eighth output end and a ninth output end, wherein the second power end is connected with the fourth output end, the seventh input end is connected with the seventh output end, the eighth input end is connected with the sixth output end, and the eighth output end and the ninth output end are connected with a shutter connector (J2) and are respectively used for outputting an opening driving signal (OUT 1) and a closing driving signal (OUT 2) to drive the shutter to open and close.
2. The power down shutter protection circuit of claim 1, wherein the power input protection circuit comprises:
a fuse (F) having one end connected to the first input terminal (J1);
A first voltage stabilizing diode (TVS 1), wherein the negative electrode is connected with the other end of the fuse, and the positive electrode is connected with the first input end (J1);
a first resistor (R1) connected in parallel with two ends of the first voltage stabilizing diode (TVS 1);
the two input ends of the common mode inductor (L) are connected to the two ends of the first resistor (R1);
one end of the first capacitor (C1) is connected with one output end of the common mode inductor (L), and the other end of the first capacitor is connected with digital ground;
one end of the second capacitor (C2) is connected with the other output end of the common mode inductor (L), and the other end of the second capacitor is connected with digital ground;
and one end of the third capacitor (C3) is the first output end and is connected with one output end of the common mode inductor (L) and outputs the first voltage (V_IN), and the other end of the third capacitor is connected with the other output end of the common mode inductor (L) and is grounded and simulated.
3. The power down shutter protection circuit according to claim 1, wherein the DC-DC conversion circuit comprises a first DC-DC conversion chip (U1) and a first peripheral sub-circuit; the VIN pin of the first DC-DC conversion chip (U1) is the second input end and is connected with the first voltage (V_IN);
The first peripheral sub-circuit includes:
One end of the first inductor (L1) is connected with the SW pin of the first DC-DC conversion chip (U1), and the other end of the first inductor is the second output end and outputs the second voltage (V_OUT);
a second resistor (R2), one end of which is connected with the second output end;
A third resistor (R3), one end of which is connected with the other end of the second resistor (R2), and the other end of which is connected with analog ground;
A triode (Q1), the base electrode of which is connected between the second resistor (R2) and the third resistor (R3), and the emitter electrode of which is grounded;
The MOS tube (M1) has a drain electrode connected with the second output end, a grid electrode connected with the collector electrode of the triode (Q1), and a source electrode which is the third output end and outputs the third voltage (VCC_12V);
The fourth resistor (R4) is connected between the grid electrode and the source electrode of the MOS tube (M1).
4. The power-down shutter protection circuit according to claim 1, wherein the DC-DC conversion and charging circuit includes a second DC-DC conversion chip (U2), a second peripheral sub-circuit, and a charging sub-circuit; the VIN pin of the second DC-DC conversion chip (U2) is the fourth input end and is connected with the second voltage (V_OUT);
The first peripheral sub-circuit includes:
The positive electrode of the first diode (D1) is connected with the VOUT pin of the second DC-DC conversion chip (U2), and the negative electrode of the first diode is the fourth output end and outputs the fourth voltage (VCC_9V);
A second diode (D2), the negative electrode of which is connected to the third voltage (vcc_12v) and the third input terminal, and the positive electrode of which is connected to the negative electrode of the first diode (D1);
The charging sub-circuit includes:
a fifteenth capacitor (C15), one end of which is connected with the cathode of the first diode (D1) and the other end of which is connected with analog ground;
a twelfth resistor (R12) connected in parallel across the fifteenth capacitor (C15).
5. The power down shutter protection circuit of claim 1, wherein the power down detection circuit comprises:
A seventeenth resistor (R17) having one end connected to the first voltage (v_in) and the fifth input terminal;
An eighteenth resistor (R18), one end of which is connected to the other end of the seventeenth resistor (R17), and the other end of which is connected to analog ground;
a twenty-second capacitor (C22) connected in parallel across the eighteenth resistor (R18);
the input end of the comparator (U3) is connected between the seventeenth resistor (R17) and the eighteenth resistor (R18), and the power supply end of the comparator is connected with a sixth voltage (VCC_5V);
A twenty-third capacitor (C23), one end of which is connected with the sixth voltage (VCC_5V), and the other end of which is connected with analog ground;
A nineteenth resistor (R19), one end of which is connected to the output end of the comparator (U3), and the other end of which is the fifth output end and outputs a fifth voltage (v_ DETECTOR);
A twentieth resistor (R20), one end of which is connected to the sixth voltage (vcc_5v), and the other end of which is connected to the fifth output terminal;
And the positive electrode of the second voltage stabilizing diode (TVS 3) is connected with analog ground, and the negative electrode of the second voltage stabilizing diode is connected with the fifth output end.
6. The power down shutter protection circuit of claim 1, wherein the shutter control circuit comprises:
A shutter control chip (U4), wherein an IN1 pin is the seventh input end and is connected to the closing control signal (MCLOSE), an IN2 pin is the eighth input end and is connected to the opening control signal (MOPEN), a VCC pin and a VCP pin are both the second power supply end, an OUT1 pin is the eighth output end and outputs the opening driving signal (OUT 1) and is connected to the shutter connector (J2), and an OUT2 pin is the ninth output end and outputs the closing driving signal (OUT 2) and is connected to the shutter connector (J2);
a twenty-fourth capacitor (C24), one end of which is connected with the VCC pin of the shutter control chip (U4), and the other end of which is connected with analog ground;
A twenty-fifth capacitor (C25), one end of which is connected with the VCP pin of the shutter control chip (U4), and the other end of which is connected with analog ground;
a twenty-sixth capacitor (C26), one end of which is connected with the VINT pin of the shutter control chip (U4), and the other end of which is connected with analog ground;
a twenty-seventh capacitor (C27), one end of which is connected with the OUT1 pin of the shutter control chip (U4) and the other end of which is connected with analog ground;
a twenty-eighth capacitor (C28), one end of which is connected with the OUT2 pin of the shutter control chip (U4), and the other end of which is connected with analog ground;
and one end of the twenty-first resistor (R21) is connected with an ISEN pin of the shutter control chip (U4), and the other end of the twenty-first resistor is connected with analog ground.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202322926519.XU CN221509125U (en) | 2023-10-30 | 2023-10-30 | Power-down shutter protection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202322926519.XU CN221509125U (en) | 2023-10-30 | 2023-10-30 | Power-down shutter protection circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN221509125U true CN221509125U (en) | 2024-08-09 |
Family
ID=92137918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202322926519.XU Active CN221509125U (en) | 2023-10-30 | 2023-10-30 | Power-down shutter protection circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN221509125U (en) |
-
2023
- 2023-10-30 CN CN202322926519.XU patent/CN221509125U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104578366B (en) | A kind of confession electricity super capacitor energy-storing power supply for line fault detection | |
| CN107359680B (en) | Power compensator charging capacitor electricity storage management system | |
| CN105048792A (en) | Soft starting circuit for BUCK converter | |
| CN111327094A (en) | Low pressure BMS dormancy and awaken power supply control device up | |
| CN116660681A (en) | Generating device for converting low-voltage direct current into 20kV high-voltage direct current | |
| CN211456745U (en) | Low pressure BMS dormancy and awaken power supply control device up | |
| CN106953371B (en) | A kind of AC current CT energy acquisition device and anti-overvoltage circuit | |
| CN221509125U (en) | Power-down shutter protection circuit | |
| CN112310989B (en) | An overflow energy storage power circuit | |
| CN113922484A (en) | System and method for reporting power failure of Wi-SUN network | |
| CN115037024B (en) | A high-efficiency milliwatt-level photovoltaic energy harvesting and energy storage management circuit | |
| CN216929576U (en) | Protection circuit based on boost power tube in inverter and inverter | |
| CN114465206B (en) | Self-recovery overcurrent protection circuit of BUCK converter | |
| CN114885465B (en) | LED fault state detection and protection circuit | |
| CN213093900U (en) | Charging Internet of things module for new energy automobile | |
| CN206099313U (en) | Converter switching power supply's short -circuit protection circuit | |
| CN213125836U (en) | Airborne power supply and maintaining circuit | |
| CN211508929U (en) | Power supply control circuit | |
| CN222706242U (en) | Power failure maintenance module with short-circuit protection function | |
| CN108847854B (en) | A Low Power Adaptive Transmitter Power System | |
| CN222913612U (en) | Mains direct supply multifunctional detector | |
| CN222966751U (en) | Power supply circuit and electric energy meter | |
| CN215772649U (en) | Circuit for realizing power failure reporting of large data volume of Wi-SUN network | |
| CN219145245U (en) | Internet of things power supply system | |
| CN211744026U (en) | AI intelligent charging protector |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |