CN103488505B - Patch method, equipment and system - Google Patents
Patch method, equipment and system Download PDFInfo
- Publication number
- CN103488505B CN103488505B CN201310421697.5A CN201310421697A CN103488505B CN 103488505 B CN103488505 B CN 103488505B CN 201310421697 A CN201310421697 A CN 201310421697A CN 103488505 B CN103488505 B CN 103488505B
- Authority
- CN
- China
- Prior art keywords
- patch
- error message
- message
- directory information
- processing engine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
This application discloses a kind of patch method, equipment and system.Described method comprises: make mistakes if the network protocol processing engine in Node Controller performs Cache coherence protocol, hang up error message and continue the process subsequent packet different from error message address, then data structure of tabling look-up, directory information and error message that the patch receiving node controller set up sends; The patch module of setting up performs patch according to data structure of tabling look-up, directory information and error message, and wherein, patch processes generate new message and generate directory information new accordingly to error message for replacing network protocol processing engine.By setting up patch module, when makeing mistakes, network protocol processing engine module hangs up error message, and processes subsequent packet continuation, and error message is then processed by patch module, thus ensures that, when agreement is made mistakes, system still can normally work.
Description
Technical field
The application relates to field of storage, particularly relates to patch method, equipment and system.
Background technology
Along with the high speed development of various terminal, various senior application is more and more abundanter, and the requirement for the arithmetic speed of central processing unit (CentralProcessingUnit, CPU) is also more and more higher.But it is limited that the performance of single cpu improves, therefore, multicomputer system obtains development at a high speed.As shown in Figure 1, Cache coherence protocol non uniform memory access structure (cachecoherenceprotocolNon-UniformMemoryAccess, CC-NUMA) multicomputer system comprises multiple CPU110 and multiple Node Controller (NodeController, NC) 120.Wherein, Topology connection between Node Controller 120 and CPU110, Node Controller 120 coordinates the work between multiple CPU110.
Because each CPU110 has a privately owned cache buffer (Cache) at least, and all CPU share a primary memory.When different CPU110 uses the same data of primary memory, these CPU110 can be put into these data in oneself privately owned Cache respectively, and according to respective needs, data such as to be modified at the operation, when one of them CPU110 have modified these data, another CPU110 does not also know that existing CPU110 revises these data, described it still process by original data, cause conflict, which results in Cache consistency problem.
Prior art provides a kind of Cache coherence protocol, a network protocol processing engine is at least set in each Node Controller 120, when message enters into network protocol processing engine, the directory states of network protocol processing engine described in the type of message and directory information finds corresponding protocol tables, wherein, the processing mode of current message is described in protocol tables, to the mode of operation of described directory information and whether clash etc.If there occurs conflict, then network protocol processing engine can process according to the mode of operation of the processing mode of current message and described directory information, and obtains new message and the directory information of renewal, thus avoids occurring Cache consistency problem.
But, the rapid expansion of system scale, the factors such as the uncertainty of network delay and the diversity of memory consistency model, make Cache coherence protocol complex, the state space exponentially level growth of agreement, under prior art conditions, Cache coherence protocol can not accomplish to cover all situations, namely all conflicts can solve, and once there be conflict not to be solved, agreement will go wrong, cause network protocol processing engine cannot process current message, cause message below also cannot process, thus cause system normally to work.
Summary of the invention
The application provides network protocol processing engine fault-tolerance processing method, Apparatus and system, when agreement is made mistakes, can ensure system worked well.
The application's first aspect provides a kind of patch method, make mistakes if the network protocol processing engine in Node Controller performs Cache coherence protocol, hang up error message and continue the process subsequent packet different from described error message address, then data structure of tabling look-up, directory information and described error message that the patch receiving node controller set up sends; Described patch module of setting up according to described in table look-up data structure, described directory information and described error message perform patch, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine.
In conjunction with first aspect, in the first possible embodiment of the application's first aspect, described error message comprises current erroneous message and has the message of identical address with current erroneous message.
In conjunction with first aspect, in the embodiment that the second of the application's first aspect is possible, described in the patch module of setting up according to described in the taking a step forward of step that data structure, described directory information and described error message perform patch of tabling look-up comprise: described in the patch module receiving node controller the set up data structure of tabling look-up, directory information, described error message and needs that the send mark of protocol tables of inquiring about.
The application's second aspect provides a kind of Node Controller, comprise patch module, network protocol processing engine module in described patch module couples Node Controller, described patch module comprises: receiving element, and performance element, the described receiving element network protocol processing engine module be used in Node Controller performs Cache coherence protocol and makes mistakes, when hanging up error message and continue to process the subsequent packet different from described error message address, data structure that what receiving node controller sent table look-up, directory information and described error message, described receiving element is by described data structure of tabling look-up, described directory information and described error message send to described performance element, described performance element is for table look-up described in receiving data structure, described directory information and described error message, patch is performed according to described data structure of tabling look-up, described directory information and described error message, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine module.
In conjunction with second aspect, in the first possible embodiment of the application's second aspect, described error message comprises current erroneous message and has the message of identical address with current erroneous message.
In conjunction with second aspect, in the embodiment that the second of the application's second aspect is possible, the data structure of tabling look-up that described receiving element also sends for receiving node controller, directory information, described error message and need the mark of protocol tables of inquiry.
The application's third aspect provides a kind of patch system, comprise patch module and Node Controller, network protocol processing engine module in described patch module couples Node Controller, described Node Controller is used for, when network protocol processing engine execution Cache coherence protocol is made mistakes, hanging up error message and continuing the process subsequent packet different from described error message address; Described patch module is used for data structure of tabling look-up, directory information and the described error message that receiving node controller sends, patch is performed according to described data structure of tabling look-up, described directory information and described error message, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine.
In conjunction with the third aspect, in the first possible embodiment of the application's third aspect, described error message comprises current erroneous message and has the message of identical address with current erroneous message.
In conjunction with the third aspect, in the embodiment that the second of the application's third aspect is possible, the data structure of tabling look-up that described patch module also sends for receiving node controller, directory information, described error message and need the mark of protocol tables of inquiry.
In conjunction with the third aspect, in the third possible embodiment of the application's third aspect, described patch module comprises input random access memory, patch processor and output random access memory, wherein, one end of network protocol processing engine module in the couple nodes controller of described input random access memory one end, the other end couples one end of described patch processor, the other end of described patch processor couples one end of described output random access memory, the other end of the network protocol processing engine in the other end couple nodes controller of described output random access memory, described input random access memory is used for the data structure of tabling look-up that memory node controller sends, directory information and described error message, table look-up described in described patch processor is used for data structure, described directory information and described error message perform patch, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine, described output random access memory is for storing new message and new directory information.
In conjunction with the third possible embodiment of the third aspect, in 4th kind of possible embodiment of the application's third aspect, the number of described input random access memory and described output random access memory is all identical with the quantity of described network protocol processing engine, wherein, one end of a described input random access memory couples one end of a network protocol processing engine respectively, the other end of all input random access memory couples patch processor simultaneously, the other end of described patch processor couples one end of all output random access memory simultaneously, the other end of each output random access memory couples the other end of a network protocol processing engine module respectively.
Above-mentioned application is by setting up patch module, when network protocol processing engine is made mistakes, network protocol processing engine hangs up error message, and continuation is processed the subsequent packet different from error message address, error message is then processed by patch module, thus ensure that, when agreement is made mistakes, system still can normally work.
Accompanying drawing explanation
Fig. 1 is the structural representation of prior art multiprocessing system one embodiment;
Fig. 2 is the structural representation of the application's patch system one embodiment;
Fig. 3 is the process flow diagram of the application's patch method one embodiment;
Fig. 4 is the structural representation of the application's Node Controller one embodiment;
Fig. 5 is the structural representation of another embodiment of the application's Node Controller.
Embodiment
In below describing, in order to illustrate instead of in order to limit, propose the detail of such as particular system structure, interface, technology and so on, thoroughly to understand the application.But, it will be clear to one skilled in the art that and also can realize the application in other embodiment not having these details.In other situation, omit the detailed description to well-known device, circuit and method, in order to avoid unnecessary details hinders the description of the application.
Consult Fig. 2, Fig. 2 is the structural representation of the application's patch system one embodiment.The patch system of present embodiment comprises: patch module 210 and Node Controller 220.Patch module 210 and Node Controller 220 are dispatched multiple CPU jointly.Wherein, patch module 210 comprises multiple input random access memory (inputram) 211, patch processor 213 and multiple output random access memory (outputram) 215.Node Controller 220 comprises multiple network protocol processing engine 221 and multiple protocol tables (P-Table) storer 223.And the quantity of input random access memory 211, output random access memory 215, network protocol processing engine 221 and protocol tables storer 223 is all equal.
One end of an input random access memory 211 couples one end of a network protocol processing engine 221, the other end of all input random access memory 211 couples patch processor 213 simultaneously, the other end of patch processor 213 couples one end of all output random access memory 215 simultaneously, and the other end of each output random access memory 215 couples the other end of a network protocol processing engine 221 respectively.Each network protocol processing engine 221 couples a protocol tables storer 223 respectively.
When message is by network protocol processing engine 221, network protocol processing engine 221 can read the agreement in protocol tables storer 223 according to the type of message and current directory states, wherein, the agreement in protocol tables storer 223 comprise message processing mode, whether the mode of operation of catalogue, the mode of operation of inner list item and agreement are made mistakes etc.If Protocol Design is incomplete, cause message according to after protocol processes, produce the result of mistake, agreement cannot process message, then agreement is made mistakes, and the message that cannot process is error message.If agreement is not made mistakes, according to agreement, Cache coherence protocol process is carried out to message, thus obtain new message and generate new catalogue, and new message is added in streamline.
When certain network protocol processing engine 221 perform Cache coherence protocol make mistakes time, network protocol processing engine module 221 hangs up error message to suspend process message, comprise current erroneous message and the message identical with current erroneous message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and data structure of tabling look-up, directory information and error message are sent to the input random access memory 211 corresponding with this network protocol processing engine 221.Data structure of tabling look-up comprises error message address for recording, whether be in the clash handle stage, whether be in the write operation stage and whether hang up the environmental data of error message because of conflict.Directory information comprises pointer and state, and described pointer is used for the address space in directional processors, and described state is used to indicate the concrete state of the address space of the processor pointed by pointer, and described concrete state comprises exclusive, shared and invalid.Such as, before makeing mistakes, accessing certain address space of certain controller, then this address space of pointed, and status items have recorded the concrete state of this address space.Data structure of tabling look-up then this address space of record access time environmental data.
In another embodiment, data structure of tabling look-up comprises the definition of multiple field, the state of described field definition for recording issued transaction, comprises the address of message, Target id number, whether is in the clash handle stage, whether is in the write operation stage, whether hangs up message because of conflict.When needs run patch, issued transaction mediates state, and patch knows that intermediateness is to realize correctly completing Message processing.Meanwhile, after patch is disposed, also needs intermediateness to export, preserve, to use during next same issued transaction.Certainly, after final issued transaction, data structure can be automatically cleared.
If processor has enough information processing messages, then do not need to continue vlan query protocol VLAN table, if processor does not have enough information processing messages, then need to continue vlan query protocol VLAN table.If also need to continue vlan query protocol VLAN table, then the mark of the protocol tables needing inquiry can be sent to the input random access memory 211 corresponding with this network protocol processing engine module 221 together with data structure of tabling look-up, directory information and error message.Network protocol processing engine 221 continues the process subsequent packet different from described error message address, thus avoids blocking.
When patch processor 213 detects in input random access memory 211 and has need error message to be processed, table look-up data structure, directory information and error message is read from input random access memory 211, and perform patch according to data structure of tabling look-up, directory information and error message, wherein, patch processes generate new message and generate directory information new accordingly according to the processing mode that network protocol processing engine is original for replacing network protocol processing engine 221 pairs of error messages.If also need to continue vlan query protocol VLAN table, then the patch processor 213 identified query protocol tables of protocol tables of inquiring about as required, then performs patch to generate new message and to generate directory information new accordingly according to table look-up data structure, directory information and error message.Such as, patch can according to the operation of data structure recovery to address above mentioned space of tabling look-up, the state of this address space is obtained again from directory information, so, patch can replace network protocol processing engine 221 pairs of error messages to process according to the processing mode that network protocol processing engine is original, and generates new message, after being disposed, the state of this address space may change, so upgrade directory information thus produce new directory information.
New message and new directory information are written to the output random access memory 215 corresponding with this network protocol processing engine module 221 by patch processor 213, and wherein, each network protocol processing engine module 221 exports random access memory 215 be connected with one.New message is inserted into the streamline second half section after monitoring and having new message in corresponding output random access memory 215 by this network protocol processing engine 221.Wherein, message sequence arrangement constitutes streamline.
If other network protocol processing engine 221 has been made mistakes when carrying on an agreement, process according to above-mentioned method equally.
In the present embodiment, each network protocol processing engine 221 respectively correspondence arranges an input random access memory 211 and an output random access memory 215, further, multiple input random access memory 211 and multiple output random access memory 215 share a patch processor 213.When error rate is lower when carrying on an agreement for network protocol processing engine 221, also multiple network protocol processing engine 221 input random access memory 211, output random access memory 215 and a patch processor 213 can be shared.On the contrary, if when requiring higher, also can a network protocol processing engine 221 one be used to input random access memory 211, output random access memory 215 and a patch processor 213.
Consult Fig. 3, Fig. 3 is the process flow diagram of the application's patch method one embodiment.The patch method increasing of present embodiment comprises the steps:
S301: make mistakes if the network protocol processing engine in Node Controller performs Cache coherence protocol, hang up error message and continue the process subsequent packet different from error message address, then data structure of tabling look-up, directory information and error message that the patch receiving node controller set up sends.
When certain the network protocol processing engine module execution Cache coherence protocol in Node Controller is made mistakes, network protocol processing engine module hangs up error message to suspend process message, comprise current erroneous message and the message identical with current erroneous message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and will table look-up data structure, directory information and error message send to patch.Data structure of tabling look-up comprises error message address for recording, whether be in the clash handle stage, whether be in the write operation stage and whether hang up the environmental data of error message because of conflict.Directory information comprises pointer and state, and described pointer is used for the address space in directional processors, and described state is used to indicate the concrete state of the address space of the processor pointed by pointer, and described concrete state comprises exclusive, shared and invalid.Such as, before makeing mistakes, accessing certain address space of certain controller, then this address space of pointed, and status items have recorded the concrete state of this address space.Data structure of tabling look-up then this address space of record access time environmental data.
In another embodiment, data structure of tabling look-up comprises the definition of multiple field, the state of described field definition for recording issued transaction, comprises the address of message, Target id number, whether is in the clash handle stage, whether is in the write operation stage, whether hangs up message because of conflict.When needs run patch, issued transaction mediates state, and patch knows that intermediateness is to realize correctly completing Message processing.Meanwhile, after patch is disposed, also needs intermediateness to export, preserve, to use during next same issued transaction.Certainly, after final issued transaction, data structure can be automatically cleared.
If processor has enough information processing messages, then do not need to continue vlan query protocol VLAN table, if processor does not have enough information processing messages, then need to continue vlan query protocol VLAN table.If also need to continue vlan query protocol VLAN table, then the mark of the protocol tables needing inquiry can be sent to patch module together with data structure of tabling look-up, directory information and error message.Network protocol processing engine continues the process subsequent packet different from described error message address, thus avoids blocking.
Data structure of tabling look-up, directory information and error message that the corresponding receiving node controller of the patch set up sends.If need to continue vlan query protocol VLAN table, then the corresponding reception of patch module is tabled look-up data structure, directory information, error message and need the mark of protocol tables of inquiry.
S302: the patch module of setting up according to described in table look-up data structure, described directory information and described error message perform patch, wherein, described patch processes generate new message and generate directory information new accordingly to error message for replacing described network protocol processing engine.
When the patch module of setting up is tested with and needs to carry out the error message processed, input table look-up data structure, directory information and error message, and perform patch according to data structure of tabling look-up, directory information and error message, wherein, patch processes generate new message and generate directory information new accordingly according to the processing mode that network protocol processing engine is original to error message for replacing network protocol processing engine.Such as, patch can according to the operation of data structure recovery to address above mentioned space of tabling look-up, the state of this address space is obtained again from directory information, so, patch can replace network protocol processing engine 221 pairs of error messages to process according to the processing mode that network protocol processing engine is original, and generates new message, after being disposed, the state of this address space may change, so upgrade directory information thus produce new directory information.
If also need to continue vlan query protocol VLAN table, the identified query protocol tables of the protocol tables that the patch then set up is inquired about as required, then performs patch to generate new message and to generate directory information new accordingly according to table look-up data structure, directory information and error message.New message and new directory information are inserted into the streamline second half section by the patch set up.Wherein, message sequence arrangement constitutes streamline.
All the elements in method described in present embodiment can be applied in above-mentioned patch system and following Node Controller.
Consult Fig. 4, Fig. 4 is the structural representation of the application's Node Controller one embodiment.The Node Controller of present embodiment comprises patch module, the network protocol processing engine module in described patch module couples Node Controller, and described patch module comprises: receiving element 410 and performance element 420.
Receiving element 410 performs Cache coherence protocol for the network protocol processing engine module in Node Controller and makes mistakes, when hanging up error message and continue different from the error message address subsequent packet of process, what receiving node controller sent table look-up data structure, directory information and error message.Such as, when certain the network protocol processing engine module execution Cache coherence protocol in Node Controller is made mistakes, network protocol processing engine module hangs up error message to suspend process message, comprise current erroneous message and the message identical with current erroneous message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and will table look-up data structure, directory information and error message send to receiving element 410.Data structure of tabling look-up comprises error message address for recording, whether be in the clash handle stage, whether be in the write operation stage and whether hang up the environmental data of error message because of conflict.Directory information comprises pointer and state, and described pointer is used for the address space in directional processors, and described state is used to indicate the concrete state of the address space of the processor pointed by pointer, and described concrete state comprises exclusive, shared and invalid.Such as, before makeing mistakes, accessing certain address space of certain controller, then this address space of pointed, and status items have recorded the concrete state of this address space.Data structure of tabling look-up then this address space of record access time environmental data.
In another embodiment, data structure of tabling look-up comprises the definition of multiple field, the state of described field definition for recording issued transaction, comprises the address of message, Target id number, whether is in the clash handle stage, whether is in the write operation stage, whether hangs up message because of conflict.When needs run patch, issued transaction mediates state, and patch knows that intermediateness is to realize correctly completing Message processing.Meanwhile, after patch is disposed, also needs intermediateness to export, preserve, to use during next same issued transaction.Certainly, after final issued transaction, data structure can be automatically cleared.
If processor has enough information processing messages, then do not need to continue vlan query protocol VLAN table, if processor does not have enough information processing messages, then need to continue vlan query protocol VLAN table.If also need to continue vlan query protocol VLAN table, then the mark of the protocol tables needing inquiry can be sent to receiving element 410 together with data structure of tabling look-up, directory information and error message.Network protocol processing engine module continues the process subsequent packet different from described error message address, thus avoids blocking.
Data structure of tabling look-up, directory information and error message that the corresponding receiving node controller of receiving element 410 sends.If need to continue vlan query protocol VLAN table, then the corresponding reception of receiving element 410 is tabled look-up data structure, directory information, error message and need the mark of protocol tables of inquiry.
Receiving element 410 will table look-up data structure, directory information and error message to performance element transmission 420.
Performance element 420 is for table look-up described in receiving data structure, directory information and error message, patch is performed according to data structure of tabling look-up, directory information and error message, wherein, patch processes generate new message and generate directory information new accordingly according to the processing mode that network protocol processing engine is original to error message for replacing network protocol processing engine module.
When performance element 420 is tested with and needs to carry out the error message processed, reception is tabled look-up data structure, directory information and error message, and perform patch according to data structure of tabling look-up, directory information and error message, wherein, patch processes generate new message and generate directory information new accordingly to error message for replacing network protocol processing engine module.If also need to continue vlan query protocol VLAN table, then the performance element 420 identified query protocol tables of protocol tables of inquiring about as required, then performs patch to generate new message and to generate directory information new accordingly according to table look-up data structure, directory information and error message.Such as, patch can according to the operation of data structure recovery to address above mentioned space of tabling look-up, the state of this address space is obtained again from directory information, so, patch can replace network protocol processing engine 221 pairs of error messages to process according to the processing mode that network protocol processing engine is original, and generates new message, after being disposed, the state of this address space may change, so upgrade directory information thus produce new directory information.
New message and new directory information are inserted into the streamline second half section by performance element 420.Wherein, message sequence arrangement constitutes streamline.
Consult Fig. 5, Fig. 5 is the structural representation of another embodiment of the application's Node Controller.The network protocol processing engine fault-tolerant processing device of present embodiment comprises patch module, and patch module comprises input random access memory 510, patch processor 520 and exports random access memory 530.One end of input random access memory 510 is used for the network protocol processing engine module in couple nodes controller, the other end of input random access memory 510 couples one end of patch processor 520, the other end of patch processor 520 couples the one end exporting random access memory 530, exports the other end of random access memory 530 for the network protocol processing engine module in couple nodes controller.
Input random access memory 510 performs Cache coherence protocol for the network protocol processing engine module in Node Controller and makes mistakes, when hanging up error message and continue different from the error message address subsequent packet of process, what receiving node controller sent table look-up data structure, directory information and error message.Such as, when certain network protocol processing engine execution Cache coherence protocol in Node Controller is made mistakes, network protocol processing engine hangs up error message to suspend process message, comprise current erroneous message and the message identical with current erroneous message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and will table look-up data structure, directory information and error message send to input random access memory 510.Data structure of tabling look-up comprises error message address for recording, whether be in the clash handle stage, whether be in the write operation stage and whether hang up the environmental data of error message because of conflict.Directory information comprises pointer and state, and described pointer is used for the address space in directional processors, and described state is used to indicate the concrete state of the address space of the processor pointed by pointer, and described concrete state comprises exclusive, shared and invalid.Such as, before makeing mistakes, accessing certain address space of certain controller, then this address space of pointed, and status items have recorded the concrete state of this address space.Data structure of tabling look-up then this address space of record access time environmental data.
In another embodiment, data structure of tabling look-up comprises the definition of multiple field, the state of described field definition for recording issued transaction, comprises the address of message, Target id number, whether is in the clash handle stage, whether is in the write operation stage, whether hangs up message because of conflict.When needs run patch, issued transaction mediates state, and patch knows that intermediateness is to realize correctly completing Message processing.Meanwhile, after patch is disposed, also needs intermediateness to export, preserve, to use during next same issued transaction.Certainly, after final issued transaction, data structure can be automatically cleared.
If processor has enough information processing messages, then do not need to continue vlan query protocol VLAN table, if processor does not have enough information processing messages, then need to continue vlan query protocol VLAN table.If also need to continue vlan query protocol VLAN table, then can send to input random access memory 510 by needing the mark of the protocol tables of inquiry together with data structure of tabling look-up, directory information and error message.Network protocol processing engine continues the process subsequent packet different from described error message address, thus avoids blocking.
Data structure of tabling look-up, directory information and error message that the corresponding receiving node controller of input random access memory 510 sends.If need to continue vlan query protocol VLAN table, then input the corresponding reception of random access memory 510 and to table look-up data structure, directory information, error message and need the mark of protocol tables of inquiry.
Patch processor 520 is for performing patch according to table look-up data structure, directory information and error message, and wherein, patch processes generate new message and generate directory information new accordingly to error message for replacing network protocol processing engine.Such as, when patch processor 520 detects that input random access memory 510 has needs to carry out the error message processed, reception is tabled look-up data structure, directory information and error message, and perform patch according to data structure of tabling look-up, directory information and error message, wherein, patch processes generate new message and generate directory information new accordingly according to the processing mode that network protocol processing engine is original to error message for replacing network protocol processing engine.If also need to continue vlan query protocol VLAN table, then the patch processor 520 identified query protocol tables of protocol tables of inquiring about as required, then performs patch to generate new message and to generate directory information new accordingly according to table look-up data structure, directory information and error message.Such as, patch can according to the operation of data structure recovery to address above mentioned space of tabling look-up, the state of this address space is obtained again from directory information, so, patch can replace network protocol processing engine 221 pairs of error messages to process according to the processing mode that network protocol processing engine is original, and generates new message, after being disposed, the state of this address space may change, so upgrade directory information thus produce new directory information.The new message be temporary in patch processor 520 and new directory information are inserted into the streamline second half section by patch processor 520.Wherein, message sequence arrangement constitutes streamline.
Export new message and new directory information that random access memory 730 exports for temporary patch processor 720.
Present invention also provides a kind of network protocol processing engine fault-tolerance processing system, comprise patch module, the network protocol processing engine module in patch module couples Node Controller.Fig. 2 and relevant description can be consulted at a kind of concrete embodiment, not repeat to repeat one by one herein.
Above-mentioned application is by setting up patch module, when network protocol processing engine is made mistakes, network protocol processing engine hangs up error message, and continuation is processed the subsequent packet different from error message address, error message is then processed by patch module, thus ensure that, when agreement is made mistakes, system still can normally work.
In several embodiments that the application provides, should be understood that, disclosed system, apparatus and method, can realize by another way.Such as, device embodiments described above is only schematic, such as, the division of described module or unit, be only a kind of logic function to divide, actual can have other dividing mode when realizing, such as multiple unit or assembly can in conjunction with or another system can be integrated into, or some features can be ignored, or do not perform.Another point, shown or discussed coupling each other or direct-coupling or communication connection can be by some interfaces, and the indirect coupling of device or unit or communication connection can be electrical, machinery or other form.
The described unit illustrated as separating component or can may not be and physically separates, and the parts as unit display can be or may not be physical location, namely can be positioned at a place, or also can be distributed in multiple network element.Some or all of unit wherein can be selected according to the actual needs to realize the object of present embodiment scheme.
In addition, each functional unit in each embodiment of the application can be integrated in a processing unit, also can be that the independent physics of unit exists, also can two or more unit in a unit integrated.Above-mentioned integrated unit both can adopt the form of hardware to realize, and the form of SFU software functional unit also can be adopted to realize.
If described integrated unit using the form of SFU software functional unit realize and as independently production marketing or use time, can be stored in a computer read/write memory medium.Based on such understanding, the part that the technical scheme of the application contributes to prior art in essence in other words or all or part of of this technical scheme can embody with the form of software product, this computer software product is stored in a storage medium, comprising some instructions in order to make a computer equipment (can be personal computer, server, or the network equipment etc.) or processor (processor) perform all or part of step of method described in each embodiment of the application.And aforesaid storage medium comprises: USB flash disk, portable hard drive, ROM (read-only memory) (ROM, Read-OnlyMemory), random access memory (RAM, RandomAccessMemory), magnetic disc or CD etc. various can be program code stored medium.
Claims (11)
1. a patch method, it is characterized in that, make mistakes if the network protocol processing engine in Node Controller performs Cache coherence protocol, hang up error message and continue the process subsequent packet different from described error message address, then data structure of tabling look-up, directory information and described error message that the patch module receiving node controller set up sends;
Described patch module of setting up according to described in table look-up data structure, described directory information and described error message perform patch, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine.
2. method according to claim 1, is characterized in that, described error message comprises current erroneous message and has the message of identical address with current erroneous message.
3. method according to claim 1, it is characterized in that, described in the patch module of setting up according to described in the taking a step forward of step that data structure, described directory information and described error message perform patch of tabling look-up comprise: described in the patch module receiving node controller the set up data structure of tabling look-up, directory information, described error message and needs that the send mark of protocol tables of inquiring about.
4. a Node Controller, is characterized in that, comprises patch module, the network protocol processing engine module in described patch module couples Node Controller, and described patch module comprises: receiving element and performance element,
The described receiving element network protocol processing engine module be used in Node Controller performs Cache coherence protocol and makes mistakes, when hanging up error message and continue to process the subsequent packet different from described error message address, what receiving node controller sent table look-up data structure, directory information and described error message, described data structure of tabling look-up, described directory information and described error message send to described performance element by described receiving element;
Described performance element is for table look-up described in receiving data structure, described directory information and described error message, patch is performed according to described data structure of tabling look-up, described directory information and described error message, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine module.
5. Node Controller according to claim 4, is characterized in that, described error message comprises current erroneous message and has the message of identical address with current erroneous message.
6. Node Controller according to claim 4, is characterized in that, the mark of the protocol tables that data structure of tabling look-up, directory information, described error message and needs that described receiving element also sends for receiving node controller are inquired about.
7. a patch system, is characterized in that, comprises patch module and Node Controller, the network protocol processing engine in described patch module couples Node Controller,
Described Node Controller is used for, when network protocol processing engine execution Cache coherence protocol is made mistakes, hanging up error message and continuing the process subsequent packet different from described error message address;
Described patch module is used for data structure of tabling look-up, directory information and the described error message that receiving node controller sends, patch is performed according to described data structure of tabling look-up, described directory information and described error message, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine.
8. system according to claim 7, is characterized in that, described error message comprises current erroneous message and has the message of identical address with current erroneous message.
9. system according to claim 7, is characterized in that, the mark of the protocol tables that data structure of tabling look-up, directory information, described error message and needs that described patch module also sends for receiving node controller are inquired about.
10. system according to claim 7, it is characterized in that, described patch module comprises input random access memory, patch processor and exports random access memory, wherein, one end of network protocol processing engine in the couple nodes controller of described input random access memory one end, the other end couples one end of described patch processor, the other end of described patch processor couples one end of described output random access memory, the other end of the network protocol processing engine in the other end couple nodes controller of described output random access memory
Described input random access memory is used for data structure of tabling look-up, directory information and the described error message that memory node controller sends;
Table look-up described in described patch processor is used for data structure, described directory information and described error message perform patch, wherein, described patch processes generate new message and generate directory information new accordingly to described error message for replacing described network protocol processing engine;
Described output random access memory is for storing new message and new directory information.
11. systems according to claim 10, it is characterized in that, the number of described input random access memory and described output random access memory is all identical with the quantity of described network protocol processing engine, wherein, one end of a described input random access memory couples one end of a network protocol processing engine respectively, the other end of all input random access memory couples patch processor simultaneously, the other end of described patch processor couples one end of all output random access memory simultaneously, the other end of each output random access memory couples the other end of a network protocol processing engine module respectively.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310421697.5A CN103488505B (en) | 2013-09-16 | 2013-09-16 | Patch method, equipment and system |
| PCT/CN2014/086042 WO2015035891A1 (en) | 2013-09-16 | 2014-09-05 | Patching method, device, and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310421697.5A CN103488505B (en) | 2013-09-16 | 2013-09-16 | Patch method, equipment and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103488505A CN103488505A (en) | 2014-01-01 |
| CN103488505B true CN103488505B (en) | 2016-03-30 |
Family
ID=49828762
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310421697.5A Active CN103488505B (en) | 2013-09-16 | 2013-09-16 | Patch method, equipment and system |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN103488505B (en) |
| WO (1) | WO2015035891A1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103488505B (en) * | 2013-09-16 | 2016-03-30 | 杭州华为数字技术有限公司 | Patch method, equipment and system |
| CN105162725B (en) * | 2015-09-22 | 2018-06-05 | 浪潮(北京)电子信息产业有限公司 | A kind of method and device pre-processed to protocol processes assembly line message address |
| CN114125915B (en) * | 2022-01-26 | 2022-04-12 | 舟谱数据技术南京有限公司 | Positioning thermal repair system and method for setting terminal APP |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6892319B2 (en) * | 2000-09-08 | 2005-05-10 | Hewlett-Packard Development Company, L.P. | Method for verifying abstract memory models of shared memory multiprocessors |
| US7290085B2 (en) * | 2004-11-16 | 2007-10-30 | International Business Machines Corporation | Method and system for flexible and efficient protocol table implementation |
| CN102063406A (en) * | 2010-12-21 | 2011-05-18 | 清华大学 | Network shared Cache for multi-core processor and directory control method thereof |
| CN102103568A (en) * | 2011-01-30 | 2011-06-22 | 中国科学院计算技术研究所 | Method for realizing cache coherence protocol of chip multiprocessor (CMP) system |
| CN102880537A (en) * | 2012-09-07 | 2013-01-16 | 浪潮电子信息产业股份有限公司 | Software simulation verification method based on Cache coherence protocol |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8812793B2 (en) * | 2006-06-19 | 2014-08-19 | International Business Machines Corporation | Silent invalid state transition handling in an SMP environment |
| US7877551B2 (en) * | 2007-06-26 | 2011-01-25 | International Business Machines Corporation | Programmable partitioning for high-performance coherence domains in a multiprocessor system |
| CN103294611B (en) * | 2013-03-22 | 2015-06-17 | 浪潮电子信息产业股份有限公司 | Server node data cache method based on limited data consistency state |
| CN103488505B (en) * | 2013-09-16 | 2016-03-30 | 杭州华为数字技术有限公司 | Patch method, equipment and system |
-
2013
- 2013-09-16 CN CN201310421697.5A patent/CN103488505B/en active Active
-
2014
- 2014-09-05 WO PCT/CN2014/086042 patent/WO2015035891A1/en active Application Filing
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6892319B2 (en) * | 2000-09-08 | 2005-05-10 | Hewlett-Packard Development Company, L.P. | Method for verifying abstract memory models of shared memory multiprocessors |
| US7290085B2 (en) * | 2004-11-16 | 2007-10-30 | International Business Machines Corporation | Method and system for flexible and efficient protocol table implementation |
| CN102063406A (en) * | 2010-12-21 | 2011-05-18 | 清华大学 | Network shared Cache for multi-core processor and directory control method thereof |
| CN102103568A (en) * | 2011-01-30 | 2011-06-22 | 中国科学院计算技术研究所 | Method for realizing cache coherence protocol of chip multiprocessor (CMP) system |
| CN102880537A (en) * | 2012-09-07 | 2013-01-16 | 浪潮电子信息产业股份有限公司 | Software simulation verification method based on Cache coherence protocol |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2015035891A1 (en) | 2015-03-19 |
| CN103488505A (en) | 2014-01-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11550819B2 (en) | Synchronization cache seeding | |
| CN105786405B (en) | A kind of online upgrading method, apparatus and system | |
| US10642704B2 (en) | Storage controller failover system | |
| US7536508B2 (en) | System and method for sharing SATA drives in active-active RAID controller system | |
| CN106843749B (en) | Write request processing method, device and equipment | |
| US10534541B2 (en) | Asynchronous discovery of initiators and targets in a storage fabric | |
| US20140289562A1 (en) | Controlling method, information processing apparatus, storage medium, and method of detecting failure | |
| CN112015595B (en) | Master-slave database switching method, computing device and storage medium | |
| WO2021004256A1 (en) | Node switching method in node failure and related device | |
| CN103246628B (en) | SMI interface managerial method and programmable logic device (PLD) | |
| CN103488505B (en) | Patch method, equipment and system | |
| CN101878620A (en) | Modifying system routing information in link based systems | |
| CN102760109B (en) | The communication means of data, Apparatus and system | |
| CN103412838B (en) | A kind of expanding system, communication means, address configuration method, equipment and device | |
| CN105634635A (en) | Real-time clock (RTC) sharing method, device and system | |
| CN111666184A (en) | Solid state drive SSD hard disk test method and device and electronic equipment | |
| CN112905696B (en) | Multi-computer-room synchronization method based on transaction identifier, computing device and storage medium | |
| CN104252416A (en) | Accelerator and data processing method | |
| WO2024051410A1 (en) | Data access method and apparatus, network interface card, readable medium, and electronic device | |
| CN117909263A (en) | Remapping method, device and storage medium based on ID order preserving circuit | |
| US10437473B2 (en) | Storage system and method for scanning for devices | |
| CN117370454A (en) | Data processing method | |
| CN116540938A (en) | Data reading method, device, distributed storage system, equipment and storage medium | |
| CN110309224A (en) | A kind of data copy method and device | |
| JP7299724B2 (en) | MEMORY SYSTEM AND METHOD OF OPERATION THEREOF |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20200417 Address after: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen Patentee after: HUAWEI TECHNOLOGIES Co.,Ltd. Address before: 301, A building, room 3, building 301, foreshore Road, No. 310052, Binjiang District, Zhejiang, Hangzhou Patentee before: Huawei Technologies Co.,Ltd. |