[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN101764664A - PCM signal monitoring device with error detection alarming function and error detection alarming method thereof - Google Patents

PCM signal monitoring device with error detection alarming function and error detection alarming method thereof Download PDF

Info

Publication number
CN101764664A
CN101764664A CN 201010300944 CN201010300944A CN101764664A CN 101764664 A CN101764664 A CN 101764664A CN 201010300944 CN201010300944 CN 201010300944 CN 201010300944 A CN201010300944 A CN 201010300944A CN 101764664 A CN101764664 A CN 101764664A
Authority
CN
China
Prior art keywords
signal
module
error
detection
error detection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 201010300944
Other languages
Chinese (zh)
Other versions
CN101764664B (en
Inventor
赵光权
刘兆庆
李化义
李冬柏
徐犇
彭喜元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harbin Institute of Technology Shenzhen
Original Assignee
Harbin Institute of Technology Shenzhen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harbin Institute of Technology Shenzhen filed Critical Harbin Institute of Technology Shenzhen
Priority to CN 201010300944 priority Critical patent/CN101764664B/en
Publication of CN101764664A publication Critical patent/CN101764664A/en
Application granted granted Critical
Publication of CN101764664B publication Critical patent/CN101764664B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Arrangements For Transmission Of Measured Signals (AREA)

Abstract

具有错误检测报警功能的PCM信号监测装置及其错误检测报警的方法。它涉及一种PCM信号监测装置及其错误检测报警的方法。它为解决现有装置不能在对PCM信号进行解码同时,对可能出现时钟信号滞后门控信号、数据信号滞后时钟信号、时钟信号占空比失衡的错误进行检测报警的缺陷而提出。信号隔离与电平转换模块将外部遥测或遥控检测信号转换后通过遥测或遥控检测信号输出端发送给信号解码及错误检测报警模块的遥测或遥控检测信号输入端,信号解码及错误检测报警模块通过信号解码及错误检测报警模块内部固化的时钟信号滞后门控信号、数据信号滞后时钟信号和时钟信号占空比错误逻辑状态机来进行检测报警。它可以广泛应用于需要对PCM信号进行数据监测及错误检测的各种场合。

Figure 201010300944

A PCM signal monitoring device with error detection and alarm function and a method for error detection and alarm. It relates to a PCM signal monitoring device and a method for error detection and alarm thereof. It is proposed to solve the defect that the existing device cannot decode the PCM signal, and at the same time detect and alarm the errors that the clock signal lags the gate control signal, the data signal lags the clock signal, and the clock signal duty cycle imbalance occurs. The signal isolation and level conversion module converts the external telemetry or remote detection signal and sends it to the telemetry or remote detection signal input terminal of the signal decoding and error detection alarm module through the telemetry or remote detection signal output terminal, and the signal decoding and error detection alarm module passes Signal decoding and error detection and alarm module internal solidified clock signal lag gate signal, data signal lag clock signal and clock signal duty ratio error logic state machine to detect and alarm. It can be widely used in various occasions where data monitoring and error detection of PCM signals are required.

Figure 201010300944

Description

具有错误检测报警功能的PCM信号监测装置及其错误检测报警的方法 PCM signal monitoring device with error detection and alarm function and method for error detection and alarm

技术领域technical field

本发明涉及一种PCM信号监测装置及其错误检测报警的方法。The invention relates to a PCM signal monitoring device and a method for error detection and alarm thereof.

背景技术Background technique

卫星中心计算机与地面测控终端之间的遥测和遥控指令采用PCM(脉冲编码调制)信号,如图1所示;而一组完整的PCM信号是由门控、时钟和数据这三个信号共同组成。目前市场已有众多的PCM信号处理装置,有的装置能够实现对PCM数据的编码或解码,有的装置能够进行PCM帧同步检测;但还没有一种装置能实现既能对PCM信号进行解码,同时又能对其传输过程中可能出现的时钟信号滞后门控信号、数据信号滞后时钟信号、时钟信号占空比失衡的错误进行检测报警的功能。The telemetry and remote control commands between the satellite center computer and the ground measurement and control terminal use PCM (pulse code modulation) signals, as shown in Figure 1; and a complete set of PCM signals is composed of three signals: gate control, clock and data . At present, there are many PCM signal processing devices in the market, some devices can realize the encoding or decoding of PCM data, and some devices can perform PCM frame synchronization detection; but there is no device that can realize both decoding of PCM signals, At the same time, it can detect and alarm the possible errors of clock signal lagging gate control signal, data signal lagging clock signal, and clock signal duty ratio imbalance that may occur during the transmission process.

发明内容Contents of the invention

本发明为了解决现有装置不能同时完成对PCM信号进行解码,又对其传输过程中可能出现的时钟信号滞后门控信号、数据信号滞后时钟信号、时钟信号占空比失衡的错误进行检测报警的缺陷,而提出的具有错误检测报警功能的PCM信号监测装置及其错误检测报警的方法。In order to solve the problem that the existing device cannot complete the decoding of the PCM signal at the same time, the present invention also detects and alarms the error that the clock signal lags the gating signal, the data signal lags the clock signal, and the duty ratio imbalance of the clock signal that may occur during the transmission process defects, and propose a PCM signal monitoring device with error detection and alarm function and a method for error detection and alarm.

具有错误检测报警功能的PCM信号监测装置,它包括信号解码及错误检测报警模块、遥测信号隔离与电平转换模块、遥控信号隔离与电平转换模块、LVDS信号发送组件和LVDS信号接收组件;所述遥测信号隔离与电平转换模块和遥控信号隔离与电平转换模块的结构和功能均相同;遥测信号隔离与电平转换模块的遥测信号输入端用于接收外部遥测信号,所述遥测信号隔离与电平转换模块的遥测信号输出端与信号解码及错误检测报警模块的遥测信号输入端相连;遥控信号隔离与电平转换模块的遥控信号输入端用于接收外部遥控信号;所述遥控信号隔离与电平转换模块的遥控信号输出端与信号解码及错误检测报警模块的遥控信号输入端相连;信号解码及错误检测报警模块的数据信号输出端与LVDS信号发送组件的数据信号输入端相连,信号解码及错误检测报警模块的数据信号输入端与LVDS信号接收组件的数据信号输出端相连;LVDS信号发送组件的数据信号输出端用于向外部控制设备发送数据信号,LVDS信号接收组件的数据信号输入端用于接收外部控制设备发出的数据信号。PCM signal monitoring device with error detection and alarm function, which includes signal decoding and error detection and alarm module, telemetry signal isolation and level conversion module, remote control signal isolation and level conversion module, LVDS signal sending component and LVDS signal receiving component; The telemetry signal isolation and level conversion module and the remote control signal isolation and level conversion module have the same structure and function; the telemetry signal input terminal of the telemetry signal isolation and level conversion module is used to receive external telemetry signals, and the telemetry signal isolation The telemetry signal output terminal of the level conversion module is connected with the telemetry signal input terminal of the signal decoding and error detection alarm module; the remote control signal isolation and the remote control signal input terminal of the level conversion module are used to receive external remote control signals; the remote control signal isolation The remote control signal output terminal of the level conversion module is connected with the remote control signal input terminal of the signal decoding and error detection alarm module; the data signal output terminal of the signal decoding and error detection alarm module is connected with the data signal input terminal of the LVDS signal sending component, and the signal The data signal input terminal of the decoding and error detection and alarm module is connected to the data signal output terminal of the LVDS signal receiving component; the data signal output terminal of the LVDS signal sending component is used to send data signals to external control equipment, and the data signal input terminal of the LVDS signal receiving component The terminal is used to receive the data signal sent by the external control equipment.

基于具有错误检测报警功能的PCM信号监测装置的错误检测报警的方法,信号解码及错误检测报警模块中的第一遥测信号解码模块用于将接收到的遥测信号进行解码,并将解码后的遥测信号发送给第一LVDS信号组帧模块进行组帧处理;信号解码及错误检测报警模块中的第二遥控信号解码模块用于将接收到的遥控信号进行解码,并将解码后的遥控信号发送给第二LVDS信号组帧模块进行组帧处理;所述信号解码及错误检测报警模块中还固化有第一时钟信号滞后门控信号错误检测逻辑状态机、第二时钟信号滞后门控信号错误检测逻辑状态机、第一数据信号滞后时钟信号错误检测逻辑状态机、第二数据信号滞后时钟信号错误检测逻辑状态机、第一时钟信号占空比错误检测逻辑状态机和第二时钟信号占空比错误检测逻辑状态机;所述第一时钟信号滞后门控信号错误检测逻辑状态机,将接收到的遥测检测信号进行时钟信号滞后门控信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第一LVDS信号组帧模块进行组帧处理;所述第二时钟信号滞后门控信号错误检测逻辑状态机,将接收到的遥控检测信号进行时钟信号滞后门控信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第二LVDS信号组帧模块进行组帧处理;所述第一数据信号滞后时钟信号错误检测逻辑状态机,将接收到的遥测检测信号进行数据信号滞后时钟信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第一LVDS信号组帧模块进行组帧处理;所述第二数据信号滞后时钟信号错误检测逻辑状态机,将接收到的遥控检测信号进行数据信号滞后时钟信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第二LVDS信号组帧模块进行组帧处理;第一时钟信号占空比错误检测逻辑状态机,将接收到的遥测检测信号进行时钟信号占空比的错误检测,并根据生成报错信息,还将所述报错信息发送给第一LVDS信号组帧模块进行组帧处理;第二时钟信号占空比错误检测逻辑状态机,将接收到的遥控检测信号进行时钟信号占空比的错误检测,并根据检测结果生成报错信息,还将所述报错信息发送给第二LVDS信号组帧模块进行组帧处理,所述第一LVDS信号组帧模块和第二LVDS信号组帧模块将接收到的报警或报错信号组帧处理后发送给LVDS信号发送模块,LVDS信号发送模块将接收到的报警或报错信号发送给LVDS信号发送组件。Based on the error detection and alarm method of the PCM signal monitoring device with error detection and alarm function, the first telemetry signal decoding module in the signal decoding and error detection and alarm module is used to decode the received telemetry signal and decode the decoded telemetry signal The signal is sent to the first LVDS signal framing module for framing processing; the second remote control signal decoding module in the signal decoding and error detection alarm module is used to decode the received remote control signal, and send the decoded remote control signal to The second LVDS signal framing module performs framing processing; the first clock signal lag gating signal error detection logic state machine and the second clock signal lag gating signal error detection logic are also solidified in the signal decoding and error detection alarm module State Machine, First Data Signal Lag Clock Signal Error Detection Logic State Machine, Second Data Signal Lag Clock Signal Error Detection Logic State Machine, First Clock Signal Duty Cycle Error Detection Logic State Machine, and Second Clock Signal Duty Cycle Error Detection logic state machine; the first clock signal lag gate signal error detection logic state machine performs error detection of the clock signal lag gate signal on the received telemetry detection signal, and generates an alarm or error message according to the detection result, and also Send the alarm or error information to the first LVDS signal framing module for framing processing; the second clock signal lag gating signal error detection logic state machine performs clock signal lag gating on the received remote control detection signal Error detection of the signal, and generate an alarm or error message according to the detection result, and send the alarm or error message to the second LVDS signal framing module for framing processing; the first data signal lags the clock signal error detection logic state The machine performs the error detection of the data signal lagging the clock signal on the received telemetry detection signal, and generates an alarm or error message according to the detection result, and sends the alarm or error message to the first LVDS signal framing module for framing processing ; The second data signal lagging clock signal error detection logic state machine performs error detection of the data signal lagging clock signal on the received remote control detection signal, and generates an alarm or error message according to the detection result, and also reports the alarm or error The information is sent to the second LVDS signal framing module for framing processing; the first clock signal duty cycle error detection logic state machine performs the error detection of the clock signal duty cycle on the received telemetry detection signal, and generates an error message according to , also sending the error reporting information to the first LVDS signal framing module for framing processing; the second clock signal duty cycle error detection logic state machine performs error detection of the clock signal duty cycle on the received remote control detection signal , and generate error information according to the detection results, and send the error information to the second LVDS signal framing module for framing processing, and the first LVDS signal framing module and the second LVDS signal framing module will receive the received The alarm or error signal is sent to the LVDS signal sending module after framing processing, and the LVDS signal sending module sends the received alarm or error signal to the LVDS signal Send components.

本发明可以在完成对PCM信号进行解码的同时,对其传输过程中可能出现的时钟信号滞后门控信号、数据信号滞后时钟信号、时钟信号占空比失衡的错误进行检测报警;通过设定不同的阈值,来实现报警和报错两种警报模式;LVDS信号发送组件4采用LVDS高速传输接口,可以将监测所得数据和错误信息快速上传,LVDS(低电压摆幅的差分信号)可使信号能在差分PCB线或对平衡电缆上以几百Mbps的速率传输,具有高速度、高抗噪、低电压摆幅、低功耗等特点。The present invention can detect and alarm the clock signal lagging gating signal, data signal lagging clock signal, and clock signal duty ratio imbalance that may occur in the transmission process while completing the decoding of the PCM signal; by setting different Threshold value, to realize two alarm modes of alarm and error reporting; LVDS signal sending component 4 adopts LVDS high-speed transmission interface, which can upload the monitored data and error information quickly, and LVDS (differential signal with low voltage swing) can make the signal in the Differential PCB lines or pairs of balanced cables transmit at a rate of several hundred Mbps, featuring high speed, high noise immunity, low voltage swing, and low power consumption.

附图说明Description of drawings

图1为现有卫星与地面控制中心通讯系统示意图;图2为具体实施方式一的模块结构示意图;图3为信号解码及错误检测报警模块1的模块结构示意图;图4为信号隔离与电平转换模块2的电路原理图;图5为LVDS信号发送组件4的电路原理图;图6为LVDS信号接收组件5的电路原理图;图7为时钟信号滞后门控信号错误检测逻辑状态机的工作原理示意图;图8为数据信号滞后时钟信号错误检测逻辑状态机的工作原理示意图;图9为时钟信号占空比错误检测逻辑状态机的工作原理示意图。Fig. 1 is a schematic diagram of the communication system between the existing satellite and the ground control center; Fig. 2 is a schematic diagram of the module structure of the specific embodiment 1; Fig. 3 is a schematic diagram of the module structure of the signal decoding and error detection and alarm module 1; Fig. 4 is a signal isolation and level The schematic circuit diagram of the conversion module 2; Fig. 5 is the schematic circuit diagram of the LVDS signal sending component 4; Fig. 6 is the schematic circuit diagram of the LVDS signal receiving component 5; Fig. 7 is the work of the logic state machine for clock signal lag gating signal error detection Schematic diagram of the principle; FIG. 8 is a schematic diagram of the working principle of the logic state machine for data signal lagging clock signal error detection; FIG. 9 is a schematic diagram of the working principle of the logic state machine for clock signal duty cycle error detection.

具体实施方式Detailed ways

具体实施方式一:结合图2说明本实施方式,本实施方式包括信号解码及错误检测报警模块1、遥测信号隔离与电平转换模块2、遥控信号隔离与电平转换模块3、LVDS信号发送组件4和LVDS信号接收组件5;所述遥测信号隔离与电平转换模块2和遥控信号隔离与电平转换模块3的结构和功能均相同;遥测信号隔离与电平转换模块2的遥测信号输入端用于接收外部遥测信号,所述遥测信号隔离与电平转换模块2的遥测信号输出端与信号解码及错误检测报警模块1的遥测信号输入端相连;遥控信号隔离与电平转换模块3的遥控信号输入端用于接收外部遥控信号;所述遥控信号隔离与电平转换模块3的遥控信号输出端与信号解码及错误检测报警模块1的遥控信号输入端相连;信号解码及错误检测报警模块1的数据信号输出端与LVDS信号发送组件4的数据信号输入端相连,信号解码及错误检测报警模块1的数据信号输入端与LVDS信号接收组件5的数据信号输出端相连;LVDS信号发送组件4的数据信号输出端用于向外部控制设备发送数据信号,LVDS信号接收组件5的数据信号输入端用于接收外部控制设备发出的数据信号。Specific implementation mode 1: This implementation mode is described in conjunction with FIG. 2. This implementation mode includes a signal decoding and error detection and alarm module 1, a telemetry signal isolation and level conversion module 2, a remote control signal isolation and level conversion module 3, and an LVDS signal transmission component. 4 and LVDS signal receiving assembly 5; The structures and functions of the telemetry signal isolation and level conversion module 2 and the remote control signal isolation and level conversion module 3 are the same; the telemetry signal isolation and level conversion module 2 telemetry signal input terminals For receiving external telemetry signals, the telemetry signal output end of the telemetry signal isolation and level conversion module 2 is connected to the telemetry signal input end of the signal decoding and error detection alarm module 1; the remote control signal isolation and level conversion module 3 The signal input terminal is used to receive external remote control signals; the remote control signal output terminal of the remote control signal isolation and level conversion module 3 is connected to the remote control signal input terminal of the signal decoding and error detection alarm module 1; the signal decoding and error detection alarm module 1 The data signal output end of the LVDS signal sending assembly 4 is connected to the data signal input end of the LVDS signal sending assembly 4, and the data signal input end of the signal decoding and error detection alarm module 1 is connected to the data signal output end of the LVDS signal receiving assembly 5; The data signal output end is used to send data signals to the external control device, and the data signal input end of the LVDS signal receiving component 5 is used to receive the data signal sent by the external control device.

具体实施方式二:结合图3说明本实施方式,本实施方式与具体实施方式一不同点在于所述信号解码及错误检测报警模块1由第一遥测信号解码模块1-1、第一时钟信号滞后门控信号错误检测报警模块1-2、第一数据信号滞后时钟信号错误检测报警模块1-3、第一时钟信号占空比错误检测报错模块1-4、第一LVDS信号组帧模块1-5、系统时钟及数据接收模块1-6、第二遥控信号解码模块1-7、第二时钟信号滞后门控信号错误检测报警模块1-8、第二数据信号滞后时钟信号错误检测报警模块1-9、第二时钟信号占空比错误检测报错模块1-10、第二LVDS信号组帧模块1-11和LVDS信号发送模块1-12组成;遥测信号隔离与电平转换模块2的遥测信号输出端同时与第一遥测信号解码模块1-1的遥测信号输入端、第一时钟信号滞后门控信号错误检测报警模块1-2的遥测信号输入端、第一数据信号滞后时钟信号错误检测报警模块1-3的遥测信号输入端和第一时钟信号占空比错误检测报错模块1-4的遥测信号输入端相连;第一遥测信号解码模块1-1的遥测解码信号输出端、第一时钟信号滞后门控信号错误检测报警模块1-2的遥测检测报警信号输出端、第一数据信号滞后时钟信号错误检测报警模块1-3的遥测检测报警信号输出端、第一时钟信号占空比错误检测报错模块1-4的遥测检测报错信号输出端分别与第一LVDS信号组帧模块1-5的第一遥测解码信号输入端、第二遥测检测报警信号输入端、第三遥测检测报警信号输入端和第四遥测检测报错信号输入端相连;第一LVDS信号组帧模块1-5的LVDS信号输出端与LVDS信号发送模块1-12的第一LVDS信号输入端相连;遥控信号隔离与电平转换模块3的遥控信号输出端同时与第二遥控信号解码模块1-7的遥控信号输入端、第二时钟信号滞后门控信号错误检测报警模块1-8的遥控信号输入端、第二数据信号滞后时钟信号错误检测报警模块1-9的遥控信号输入端和第二时钟信号占空比错误检测报错模块1-10的遥控信号输入端相连;第二遥控信号解码模块1-7的遥控解码信号输出端、第二时钟信号滞后门控信号错误检测报警模块1-8的遥控检测报警信号输出端、第二数据信号滞后时钟信号错误检测报警模块1-9的遥控检测报警信号输出端、第二时钟信号占空比错误检测报错模块1-10的遥控检测报错信号输出端分别与第二LVDS信号组帧模块1-11的第一遥控解码信号输入端、第二遥控检测报警信号输入端、第三遥控检测报警信号输入端和第四遥控检测报错信号输入端相连;第二LVDS信号组帧模块1-11的LVDS信号输出端与LVDS信号发送模块1-12的第二LVDS信号输入端相连,LVDS信号发送模块1-12的数据信号输出端与LVDS信号发送组件4的数据信号输入端相连,LVDS信号发送模块1-12的数据信号输出端即为信号解码及错误检测报警模块1的数据信号输出端;系统时钟及数据接收模块1-6的数据信号输入端与LVDS信号接收组件5的数据信号输出端相连,系统时钟及数据接收模块1-6的数据信号输入端即为信号解码及错误检测报警模块1的数据信号输入端。其它组成和连接方式与具体实施方式一相同。Specific embodiment two: this embodiment is described in conjunction with Fig. 3, the difference between this embodiment and specific embodiment one is that the signal decoding and error detection alarm module 1 is composed of the first telemetry signal decoding module 1-1, the first clock signal lag Gating signal error detection and alarm module 1-2, first data signal lagging clock signal error detection and alarm module 1-3, first clock signal duty cycle error detection and error reporting module 1-4, first LVDS signal framing module 1- 5. System clock and data receiving module 1-6, second remote control signal decoding module 1-7, second clock signal lag gating signal error detection and alarm module 1-8, second data signal lag clock signal error detection and alarm module 1 -9, the second clock signal duty cycle error detection error reporting module 1-10, the second LVDS signal framing module 1-11 and LVDS signal transmission module 1-12; telemetry signal isolation and level conversion module 2 telemetry signal The output terminal is simultaneously connected with the telemetry signal input terminal of the first telemetry signal decoding module 1-1, the telemetry signal input terminal of the first clock signal lag gating signal error detection alarm module 1-2, and the first data signal lag clock signal error detection alarm The telemetry signal input terminal of the module 1-3 is connected with the telemetry signal input terminal of the first clock signal duty cycle error detection error reporting module 1-4; the telemetry decoding signal output terminal of the first telemetry signal decoding module 1-1, the first clock signal The telemetry detection alarm signal output terminal of the signal lag gating signal error detection alarm module 1-2, the first data signal lag clock signal error detection alarm signal output terminal of the telemetry detection alarm module 1-3, and the first clock signal duty ratio error The telemetry detection error signal output terminal of the detection error reporting module 1-4 is respectively connected with the first telemetry decoding signal input terminal, the second telemetry detection alarm signal input terminal, and the third telemetry detection alarm signal input terminal of the first LVDS signal framing module 1-5 end is connected with the fourth telemetry detection error signal input end; the LVDS signal output end of the first LVDS signal framing module 1-5 is connected with the first LVDS signal input end of the LVDS signal transmission module 1-12; remote control signal isolation and level The remote control signal output terminal of the conversion module 3 is connected with the remote control signal input terminal of the second remote control signal decoding module 1-7, the remote control signal input terminal of the second clock signal lag gating signal error detection alarm module 1-8, and the second data signal simultaneously. The remote control signal input terminal of the delayed clock signal error detection and alarm module 1-9 is connected to the remote control signal input terminal of the second clock signal duty cycle error detection error reporting module 1-10; the remote control decoding signal of the second remote control signal decoding module 1-7 Output end, the second clock signal lags the remote control detection alarm signal output end of the gating signal error detection alarm module 1-8, the second data signal lags the remote control detection alarm signal output end of the clock signal error detection alarm module 1-9, the second The remote control detection error signal output terminal of the clock signal duty cycle error detection error reporting module 1-10 is connected with the first remote control decoding signal input terminal and the second remote control detection alarm signal of the second LVDS signal framing module 1-11 respectively. Number input end, the third remote control detection alarm signal input end and the fourth remote control detection error reporting signal input end are connected; the LVDS signal output end of the second LVDS signal framing module 1-11 is connected with the second LVDS signal output end of the LVDS signal sending module 1-12 The signal input terminal is connected, the data signal output terminal of LVDS signal transmission module 1-12 is connected with the data signal input terminal of LVDS signal transmission component 4, and the data signal output terminal of LVDS signal transmission module 1-12 is signal decoding and error detection alarm The data signal output end of module 1; the data signal input end of system clock and data receiving module 1-6 is connected with the data signal output end of LVDS signal receiving assembly 5, and the data signal input end of system clock and data receiving module 1-6 is It is the data signal input end of the signal decoding and error detection alarm module 1. Other compositions and connection methods are the same as those in Embodiment 1.

本实施方式的工作过程:The working process of this embodiment:

首先,遥测信号隔离与电平转换模块2或遥控信号隔离与电平转换模块3将外部发送的遥测信号或遥控信号进行电平转换,将RS-422电平的PCM信号转换为TTL电平,同时将转换后的信号发送给信号解码及错误检测报警模块1,信号解码及错误检测报警模块1中的第一遥测信号解码模块1-1和第二遥控信号解码模块1-7用于将接收到的遥测信号或遥控信号进行解码,并将解码后的遥测信号或遥控信号发送给第一LVDS信号组帧模块1-5或第二LVDS信号组帧模块1-11进行组帧处理后发送给LVDS信号发送模块1-12;LVDS信号发送模块1-12将接收到的数据信号发送给LVDS信号发送组件4;First, the telemetry signal isolation and level conversion module 2 or the remote control signal isolation and level conversion module 3 performs level conversion on the externally sent telemetry signal or remote control signal, and converts the PCM signal of the RS-422 level into a TTL level, Simultaneously the converted signal is sent to the signal decoding and error detection alarm module 1, the first telemetry signal decoding module 1-1 and the second remote control signal decoding module 1-7 in the signal decoding and error detection alarm module 1 are used to receive The received telemetry signal or remote control signal is decoded, and the decoded telemetry signal or remote control signal is sent to the first LVDS signal framing module 1-5 or the second LVDS signal framing module 1-11 for framing processing and then sent to The LVDS signal sending module 1-12; the LVDS signal sending module 1-12 sends the received data signal to the LVDS signal sending component 4;

第一、二时钟信号滞后门控信号错误检测报警模块、第一、二数据信号滞后时钟信号错误检测报警模块和第一、二时钟信号占空比错误检测报警模块对接收到的遥测或遥控信号进行检测计数,同时将检测计数结果与预先设定好的阈值相比较,以判断错误发生的类型及发生时间,根据设定阈值的不同,其可以发出报警和报错两种警报;具体警报阈值参照下表:The first and second clock signal lag gating signal error detection and alarm modules, the first and second data signal lag clock signal error detection and alarm modules, and the first and second clock signal duty ratio error detection and alarm modules receive telemetry or remote control signals Perform detection and counting, and compare the detection and counting results with the preset threshold to determine the type and time of error occurrence. According to the different setting thresholds, it can issue two types of alarms: alarm and error; for specific alarm thresholds, refer to The following table:

  检测功能detection function   设定阈值set the threshold   检测结果 Test results   时钟信号滞后门控信号的错误Error in clock signal lagging gating signal   7μs≤t1<10μs7μs≤t 1 <10μs   报警 Call the police   t1≥10μst 1 ≥ 10μs   报错report error   数据信号滞后时钟信号的错误The error that the data signal lags behind the clock signal   20μs≤t2<30μs20μs≤t 2 <30μs   报警 Call the police   t2≥30μst 2 ≥ 30μs   报错report error   时钟信号占空比的错误Wrong clock signal duty cycle   τ≤45%τ≤45%   超下限报错Over the lower limit error   τ≥55%τ≥55%   超上限报错Over limit error

LVDS信号发送组件4将错误检测结果上传给外部控制设备;LVDS信号接收组件5可以将外部控制设备的系统时间注入本装置。The LVDS signal sending component 4 uploads the error detection result to the external control device; the LVDS signal receiving component 5 can inject the system time of the external control device into the device.

具体实施方式三:结合图4说明本实施方式,本实施方式与具体实施方式一不同点在于遥测信号隔离与电平转换模块2和遥控信号隔离与电平转换模块3均采用NVE公司的型号为IL422的集成电路。其它组成和连接方式与具体实施方式一相同。Specific embodiment three: This embodiment is described in conjunction with Fig. 4. The difference between this embodiment and specific embodiment one is that the telemetry signal isolation and level conversion module 2 and the remote control signal isolation and level conversion module 3 all adopt the model of NVE company. Integrated circuit of IL422. Other compositions and connection methods are the same as those in Embodiment 1.

具体实施方式四:结合图5说明本实施方式,本实施方式与具体实施方式一不同点在于LVDS信号发送组件4采用NS公司的型号为DS90LV011的集成电路。其它组成和连接方式与具体实施方式一相同。Embodiment 4: This embodiment is described with reference to FIG. 5 . The difference between this embodiment and Embodiment 1 is that the LVDS signal sending component 4 adopts an integrated circuit of the type DS90LV011 of NS Company. Other compositions and connection methods are the same as those in Embodiment 1.

具体实施方式五:结合图6说明本实施方式,本实施方式与具体实施方式一不同点在于LVDS信号接收组件5采用NS公司的型号为DS90LV012的集成电路。其它组成和连接方式与具体实施方式一相同。Embodiment 5: This embodiment is described with reference to FIG. 6 . The difference between this embodiment and Embodiment 1 is that the LVDS signal receiving component 5 adopts an integrated circuit of the type DS90LV012 of NS Company. Other compositions and connection methods are the same as those in Embodiment 1.

具体实施方式六:本实施方式所述基于具有错误检测报警功能的PCM信号监测装置的错误检测报警的方法;Specific embodiment six: the method for error detection and alarm based on the PCM signal monitoring device with error detection and alarm function described in this embodiment;

信号解码及错误检测报警模块1中的第一遥测信号解码模块1-1用于将接收到的遥测信号进行解码,并将解码后的遥测信号发送给第一LVDS信号组帧模块1-5进行组帧处理;信号解码及错误检测报警模块1中的第二遥控信号解码模块1-7用于将接收到的遥控信号进行解码,并将解码后的遥控信号发送给第二LVDS信号组帧模块1-11进行组帧处理;所述信号解码及错误检测报警模块1中还固化有第一时钟信号滞后门控信号错误检测逻辑状态机、第二时钟信号滞后门控信号错误检测逻辑状态机、第一数据信号滞后时钟信号错误检测逻辑状态机、第二数据信号滞后时钟信号错误检测逻辑状态机、第一时钟信号占空比错误检测逻辑状态机和第二时钟信号占空比错误检测逻辑状态机;所述第一时钟信号滞后门控信号错误检测逻辑状态机,将接收到的遥测检测信号进行时钟信号滞后门控信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第一LVDS信号组帧模块1-5进行组帧处理;所述第二时钟信号滞后门控信号错误检测逻辑状态机,将接收到的遥控检测信号进行时钟信号滞后门控信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第二LVDS信号组帧模块1-11进行组帧处理;所述第一数据信号滞后时钟信号错误检测逻辑状态机,将接收到的遥测检测信号进行数据信号滞后时钟信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第一LVDS信号组帧模块1-5进行组帧处理;所述第二数据信号滞后时钟信号错误检测逻辑状态机,将接收到的遥控检测信号进行数据信号滞后时钟信号的错误检测,并根据检测结果生成报警或报错信息,还将所述报警或报错信息发送给第二LVDS信号组帧模块1-11进行组帧处理;第一时钟信号占空比错误检测逻辑状态机,将接收到的遥测检测信号进行时钟信号占空比的错误检测,并根据检测结果生成报错信息,还将所述报错信息发送给第一LVDS信号组帧模块1-5进行组帧处理;第二时钟信号占空比错误检测逻辑状态机,将接收到的遥控检测信号进行时钟信号占空比的错误检测,并根据检测结果生成报错信息,还将所述报错信息发送给第二LVDS信号组帧模块1-11进行组帧处理,所述第一LVDS信号组帧模块1-5和第二LVDS信号组帧模块1-11将接收到的报警或报错信号组帧处理后发送给LVDS信号发送模块1-12,LVDS信号发送模块1-12将接收到的报警或报错信号发送给LVDS信号发送组件4。The first telemetry signal decoding module 1-1 in the signal decoding and error detection alarm module 1 is used to decode the received telemetry signal, and send the decoded telemetry signal to the first LVDS signal framing module 1-5 for further processing. Framing processing; signal decoding and error detection alarm module 1 The second remote control signal decoding module 1-7 is used to decode the received remote control signal, and send the decoded remote control signal to the second LVDS signal framing module 1-11 to perform framing processing; the signal decoding and error detection alarm module 1 is also solidified with a first clock signal lag gating signal error detection logic state machine, a second clock signal lag gating signal error detection logic state machine, First data signal lag clock signal error detection logic state machine, second data signal lag clock signal error detection logic state machine, first clock signal duty cycle error detection logic state machine, and second clock signal duty cycle error detection logic state machine machine; the first clock signal lag gating signal error detection logic state machine performs error detection of the clock signal lag gating signal on the received telemetry detection signal, and generates an alarm or error message according to the detection result, and also the described Alarm or error information is sent to the first LVDS signal framing module 1-5 for framing processing; the second clock signal lag gating signal error detection logic state machine performs clock signal lag gating on the received remote control detection signal Error detection of the signal, and generate an alarm or error message according to the detection result, and send the alarm or error message to the second LVDS signal framing module 1-11 for framing processing; the first data signal lags the clock signal error The detection logic state machine performs the error detection of the data signal lagging the clock signal on the received telemetry detection signal, and generates an alarm or error message according to the detection result, and sends the alarm or error message to the first LVDS signal framing module 1 -5 Carry out framing processing; the second data signal lag clock signal error detection logic state machine performs error detection of data signal lag clock signal on the received remote control detection signal, and generates an alarm or error message according to the detection result, and also Send the alarm or error message to the second LVDS signal framing module 1-11 for framing processing; the first clock signal duty ratio error detection logic state machine performs clock signal duty ratio on the received telemetry detection signal error detection, and generate error reporting information according to the detection results, and also send the error reporting information to the first LVDS signal framing module 1-5 for framing processing; the second clock signal duty cycle error detection logic state machine will receive The received remote control detection signal carries out error detection of the clock signal duty ratio, and generates error reporting information according to the detection result, and also sends the error reporting information to the second LVDS signal framing module 1-11 for framing processing, and the first The LVDS signal framing module 1-5 and the second LVDS signal framing module 1-11 send the received alarm or error signal framing to the LVDS signal sending module 1-12, and the LVDS signal sending module 1-12 12 Send the received alarm or error signal to the LVDS signal sending component 4 .

具体实施方式七:结合图7说明本实施方式,本实施方式与具体实施方式六不同点在于第一时钟信号滞后门控信号错误检测逻辑状态机和第二时钟信号滞后门控信号错误检测逻辑状态机的工作过程相同,它们均包括四个状态:系统空闲状态、开始计数状态、停止计数状态和系统状态判断状态;在系统空闲状态,等待检测遥测信号隔离与电平转换模块2或遥控信号隔离与电平转换模块3发送的遥测检测信号或遥控检测信号;若接收到遥测检测信号或遥控检测信号中的门控信号的上升沿,则所述状态机转换到开始计数状态;在开始计数状态,系统计数器在每一个时钟周期的计数结果上加1;若检测到遥测检测信号或遥控检测信号中的时钟信号的上升沿,则所述状态机转换到停止计数状态;在停止计数状态,将系统计数器的检测计数结果锁存,然后转换到系统状态判断状态;在系统状态判断状态,将计数结果与设定阈值相比较,判断错误发生类型与发生时间,根据预先设定不同的阈值生成报警或报错信息,并发送所述报警或报错信息;若接收到遥测检测信号或遥控检测信号中的门控信号的下降沿,则所述状态机转换到系统空闲状态。其它组成和连接方式与具体实施方式六相同。Embodiment 7: This embodiment is described in conjunction with FIG. 7 . The difference between this embodiment and Embodiment 6 is that the first clock signal lag gating signal error detection logic state machine and the second clock signal lag gating signal error detection logic state The working process of the machine is the same, and they all include four states: system idle state, start counting state, stop counting state and system state judgment state; in the system idle state, waiting for detection of telemetry signal isolation and level conversion module 2 or remote control signal isolation With the telemetry detection signal or the remote control detection signal sent by the level conversion module 3; if the rising edge of the gating signal in the telemetry detection signal or the remote control detection signal is received, the state machine is converted to the start counting state; in the start counting state , the system counter adds 1 to the counting result of each clock cycle; if the rising edge of the clock signal in the telemetry detection signal or the remote control detection signal is detected, the state machine is converted to the stop counting state; in the stop counting state, the The detection and counting results of the system counter are latched, and then switched to the system state judgment state; in the system state judgment state, the counting result is compared with the set threshold, the type and time of error occurrence are judged, and an alarm is generated according to different preset thresholds or report error information, and send the alarm or error report information; if the falling edge of the gating signal in the telemetry detection signal or the remote control detection signal is received, the state machine switches to the system idle state. Other compositions and connection methods are the same as those in Embodiment 6.

具体实施方式八:结合图8说明本实施方式,本实施方式与具体实施方式六不同点在于第一数据信号滞后时钟信号错误检测逻辑状态机和第二数据信号滞后时钟信号错误检测逻辑状态机的工作过程相同,它们均包括五个状态:系统空闲状态、系统就绪状态、开始计数状态、停止计数状态和系统状态判断状态;在系统空闲状态,等待检测遥测信号隔离与电平转换模块2或遥控信号隔离与电平转换模块3发送的遥测检测信号或遥控检测信号;若接收到遥测检测信号或遥控检测信号中的门控信号的上升沿,则所述状态机转换到系统就绪状态;在系统就绪状态,等待检测信号隔离与电平转换模块2发送的遥测检测信号或遥控检测信号,若接收到遥测检测信号或遥控检测信号中的门控信号的下降沿,所述状态机转换到系统空闲状态;若接收到遥测检测信号或遥控检测信号中的时钟信号的上升沿,所述状态机转换到开始计数状态;在开始计数状态,系统计数器在每一个时钟周期的计数结果上加1;若接收到遥测检测信号或遥控检测信号中的时钟信号的下降沿且数据信号未发生跳变,则所述状态机转换到系统就绪状态;若接收到遥测检测信号或遥控检测信号中的数据信号发生跳变,则所述状态机转换到停止计数状态;在停止计数状态,将系统计数器的检测计数结果锁存,然后转换到系统状态判断状态;在系统状态判断状态,将计数结果与设定阈值相比较,判断错误发生类型与发生时间,根据预先设定不同的阈值产生报警或报错信息,并发送所述报警或报错信息;所述状态机转换到系统就绪状态。其它组成和连接方式与具体实施方式六相同。Embodiment 8: This embodiment is described in conjunction with FIG. 8 . The difference between this embodiment and Embodiment 6 lies in the logic state machine for error detection of the first data signal lagging clock signal and the logic state machine for error detection of the second data signal lagging clock signal. The working process is the same, and they all include five states: system idle state, system ready state, start counting state, stop counting state and system state judgment state; The telemetry detection signal or the remote control detection signal sent by the signal isolation and level conversion module 3; if the rising edge of the gating signal in the telemetry detection signal or the remote control detection signal is received, the state machine is converted to the system ready state; in the system Ready state, waiting for the telemetry detection signal or the remote control detection signal sent by the detection signal isolation and level conversion module 2, if the falling edge of the gating signal in the telemetry detection signal or the remote control detection signal is received, the state machine switches to the system idle state; if the rising edge of the clock signal in the telemetry detection signal or the remote control detection signal is received, the state machine is switched to the start counting state; in the counting start state, the system counter adds 1 to the counting result of each clock cycle; if Receive the falling edge of the clock signal in the telemetry detection signal or the remote control detection signal and the data signal does not jump, then the state machine is converted to the system ready state; if the data signal in the telemetry detection signal or the remote control detection signal is received jump, then the state machine is converted to the stop counting state; in the stop counting state, the detection and counting result of the system counter is latched, and then converted to the system state judgment state; in the system state judgment state, the counting result is compared with the set threshold In comparison, the error occurrence type and occurrence time are judged, an alarm or error message is generated according to different preset thresholds, and the alarm or error message is sent; the state machine switches to the system ready state. Other compositions and connection methods are the same as those in Embodiment 6.

具体实施方式九:结合图9说明本实施方式,本实施方式与具体实施方式六不同点在于第一时钟信号占空比错误检测逻辑状态机和第二时钟信号占空比错误检测逻辑状态机的工作过程相同,它们均包括五个状态:系统空闲状态、系统就绪状态、开始计数状态、停止计数状态和系统状态判断状态;在系统空闲状态,等待检测遥测信号隔离与电平转换模块2或遥控信号隔离与电平转换模块3发送的遥测检测信号或遥控检测信号;若接收到遥测检测信号或遥控检测信号中的门控信号的上升沿,则所述状态机转换到系统就绪状态;在系统就绪状态,等待检测信号隔离与电平转换模块2发送的遥测检测信号或遥控检测信号,若接收到遥测检测信号或遥控检测信号中的门控信号的下降沿,所述状态机转换到系统空闲状态;若接收到遥测检测信号或遥控检测信号中的时钟信号的上升沿,所述状态机转换到开始计数状态;在开始计数状态,系统计数器在每一个时钟周期的计数结果上加1;若接收到遥测检测信号或遥控检测信号中的时钟信号的下降沿,则所述状态机转换到停止计数状态;在停止计数状态,将系统计数器的检测计数结果锁存,然后转换到系统状态判断状态;在系统状态判断状态,将计数结果与设定阈值相比较,判断错误发生类型与发生时间,根据预先设定不同的阈值产生报错信息,并发送所述报错信息;所述状态机转换到系统就绪状态。其它组成和连接方式与具体实施方式六相同。Embodiment 9: This embodiment is described in conjunction with FIG. 9 . The difference between this embodiment and Embodiment 6 is that the first clock signal duty cycle error detection logic state machine and the second clock signal duty cycle error detection logic state machine The working process is the same, and they all include five states: system idle state, system ready state, start counting state, stop counting state and system state judgment state; The telemetry detection signal or the remote control detection signal sent by the signal isolation and level conversion module 3; if the rising edge of the gating signal in the telemetry detection signal or the remote control detection signal is received, the state machine is converted to the system ready state; in the system Ready state, waiting for the telemetry detection signal or the remote control detection signal sent by the detection signal isolation and level conversion module 2, if the falling edge of the gating signal in the telemetry detection signal or the remote control detection signal is received, the state machine switches to the system idle state; if the rising edge of the clock signal in the telemetry detection signal or the remote control detection signal is received, the state machine is switched to the start counting state; in the counting start state, the system counter adds 1 to the counting result of each clock cycle; if Receive the falling edge of the clock signal in the telemetry detection signal or the remote control detection signal, then the state machine is converted to the stop counting state; in the stop counting state, the detection and counting result of the system counter is latched, and then converted to the system state judgment state ; In the system state judgment state, the counting result is compared with the set threshold value, the type of error occurrence and the time of occurrence are judged, and the error message is generated according to the preset different thresholds, and the error message is sent; the state machine switches to the system ready state. Other compositions and connection methods are the same as those in Embodiment 6.

Claims (9)

1. the PCM signal monitoring device that has error detection alarming function is characterized in that it comprises signal decoding and error detection alarming module (1), telemetered signal is isolated and level switch module (2), remote signal are isolated and level switch module (3), LVDS signal sending assembly (4) and LVDS signal receiving assembly (5); Described telemetered signal is isolated all identical with the 26S Proteasome Structure and Function of level switch module (3) with the remote signal isolation with level switch module (2); Telemetered signal is isolated and the telemetered signal input of level switch module (2) is used to receive outside telemetered signal, and described telemetered signal is isolated and linked to each other with the telemetered signal input of signal decoding and error detection alarming module (1) with the telemetered signal output of level switch module (2); Remote signal is isolated and the remote signal input of level switch module (3) is used to receive the external remote control signal; Described remote signal is isolated and is linked to each other with the remote signal input of signal decoding and error detection alarming module (1) with the remote signal output of level switch module (3); The data-signal output of signal decoding and error detection alarming module (1) links to each other with the data-signal input of LVDS signal sending assembly (4), and the data-signal input of signal decoding and error detection alarming module (1) links to each other with the data-signal output of LVDS signal receiving assembly (5); The data-signal output of LVDS signal sending assembly (4) is used for sending data-signal to external control devices, and the data-signal input of LVDS signal receiving assembly (5) is used to receive the data-signal that external control devices sends.
2. the PCM signal monitoring device with error detection alarming function according to claim 1 is characterized in that described signal decoding and error detection alarming module (1) are by the first telemetered signal decoder module (1-1), the first clock signal hysteresis gate signal error detection alarm module (1-2), the first data-signal hysteresis clock signal error detection alarming module (1-3), the first clock signal duty cycle error detection module (1-4) that reports an error, the one LVDS sets of signals frame module (1-5), system clock and data reception module (1-6), the second remote signal decoder module (1-7), second clock signal lag gate-control signal error detection alarming module (1-8), the second data-signal hysteresis clock signal error detection alarming module (1-9), the second clock signal dutyfactor error detection module (1-10) that reports an error, the 2nd LVDS sets of signals frame module (1-11) and LVDS signal transmitting module (1-12) are formed; Telemetered signal is isolated with the report an error telemetered signal input of module (1-4) of the telemetered signal input and the first clock signal duty cycle error detection of the telemetered signal input of the telemetered signal input of telemetered signal output while of level switch module (2) and the first telemetered signal decoder module (1-1), the first clock signal hysteresis gate signal error detection alarm module (1-2), the first data-signal hysteresis clock signal error detection alarming module (1-3) and is linked to each other; The remote measurement decoded signal output of the first telemetered signal decoder module (1-1), the remote measurement detection alarm signal output part of the first clock signal hysteresis gate signal error detection alarm module (1-2), the remote measurement detection alarm signal output part of the first data-signal hysteresis clock signal error detection alarming module (1-3), the first clock signal duty cycle error detection report an error the remote measurement of module (1-4) detect report an error signal output part respectively with the first remote measurement decoded signal input of a LVDS sets of signals frame module (1-5), the second remote measurement detection alarm signal input part, the 3rd remote measurement detection alarm signal input part detects the signal input part that reports an error with the 4th remote measurement and links to each other; The LVDS signal output part of the one LVDS sets of signals frame module (1-5) links to each other with a LVDS signal input part of LVDS signal transmitting module (1-12); Remote signal is isolated with the report an error remote signal input of module (1-10) of the remote signal input and the second clock signal dutyfactor error detection of the remote signal input of the remote signal input of remote signal output while of level switch module (3) and the second remote signal decoder module (1-7), second clock signal lag gate-control signal error detection alarming module (1-8), the second data-signal hysteresis clock signal error detection alarming module (1-9) and is linked to each other; The remote control decoding signal output part of the second remote signal decoder module (1-7), the remote control detection alarm signal output part of second clock signal lag gate-control signal error detection alarming module (1-8), the remote control detection alarm signal output part of the second data-signal hysteresis clock signal error detection alarming module (1-9), second clock signal dutyfactor error detection report an error the remote control of module (1-10) detect report an error signal output part respectively with the first remote control decoding signal input part of the 2nd LVDS sets of signals frame module (1-11), the second remote control detection alarm signal input part, the 3rd remote control detection alarm signal input part detects the signal input part that reports an error with the 4th remote control and links to each other; The LVDS signal output part of the 2nd LVDS sets of signals frame module (1-11) links to each other with the 2nd LVDS signal input part of LVDS signal transmitting module (1-12), the data-signal output of LVDS signal transmitting module (1-12) links to each other with the data-signal input of LVDS signal sending assembly (4), and the data-signal output of LVDS signal transmitting module (1-12) is the data-signal output of signal decoding and error detection alarming module (1); The data-signal input of system clock and data reception module (1-6) links to each other with the data-signal output of LVDS signal receiving assembly (5), and the data-signal input of system clock and data reception module (1-6) is the data-signal input of signal decoding and error detection alarming module (1).
3. the PCM signal monitoring device with error detection alarming function according to claim 1 is characterized in that it is the integrated circuit of IL422 that the telemetered signal isolation is all adopted the model of NVE company with level switch module (2) and remote signal isolation with level switch module (3).
4. the PCM signal monitoring device with error detection alarming function according to claim 1 is characterized in that it is the integrated circuit of DS90LV011 that LVDS signal sending assembly (4) adopts the model of NS company.
5. the PCM signal monitoring device with error detection alarming function according to claim 1 is characterized in that it is the integrated circuit of DS90LV012 that LVDS signal receiving assembly (5) adopts the model of NS company.
6. based on the method for the error detection alarming of claim 1 or 2 described PCM signal monitoring devices with error detection alarming function, the first telemetered signal decoder module (1-1) in signal decoding and the error detection alarming module (1) is used for the telemetered signal that receives is decoded, and decoded telemetered signal is sent to a LVDS sets of signals frame module (1-5) carries out framing and handle; The second remote signal decoder module (1-7) in signal decoding and the error detection alarming module (1) is used for the remote signal that receives is decoded, and decoded remote signal is sent to the 2nd LVDS sets of signals frame module (1-11) carries out framing and handle; It is characterized in that also being solidified with in described signal decoding and the error detection alarming module (1) the first clock signal hysteresis gate signal error and detect logic state machine, second clock signal lag gate-control signal error detection logic state machine, the first data-signal hysteresis clock signal error detection logic state machine, the second data-signal hysteresis clock signal error detection logic state machine, the first clock signal duty cycle error detection logic state machine and second clock signal dutyfactor error detection logic state machine; The described first clock signal hysteresis gate signal error detects logic state machine, the remote measurement detection signal that receives is carried out the error detection of clock signal hysteresis gate-control signal, and generate to report to the police or the information that reports an error according to testing result, also described warning or the information of reporting an error are sent to a LVDS sets of signals frame module (1-5) and carry out framing and handle; Described second clock signal lag gate-control signal error detection logic state machine, the remote control detection signal that receives is carried out the error detection of clock signal hysteresis gate-control signal, and generate to report to the police or the information that reports an error according to testing result, also described warning or the information of reporting an error are sent to the 2nd LVDS sets of signals frame module (1-11) and carry out framing and handle; The described first data-signal hysteresis clock signal error detection logic state machine, the remote measurement detection signal that receives is carried out the error detection of data-signal hysteresis clock signal, and generate to report to the police or the information that reports an error according to testing result, also described warning or the information of reporting an error are sent to a LVDS sets of signals frame module (1-5) and carry out framing and handle; The described second data-signal hysteresis clock signal error detection logic state machine, the remote control detection signal that receives is carried out the error detection of data-signal hysteresis clock signal, and generate to report to the police or the information that reports an error according to testing result, also described warning or the information of reporting an error are sent to the 2nd LVDS sets of signals frame module (1-11) and carry out framing and handle; The first clock signal duty cycle error detection logic state machine, the remote measurement detection signal that receives is carried out the error detection of clock signal duty cycle, and generate the information that reports an error according to testing result, also the described information of reporting an error is sent to a LVDS sets of signals frame module (1-5) and carry out the framing processing; Second clock signal dutyfactor error detection logic state machine, the remote control detection signal that receives is carried out the error detection of clock signal duty cycle, and generate the information that reports an error according to testing result, also the described information of reporting an error is sent to the 2nd LVDS sets of signals frame module (1-11) and carry out the framing processing, the warning that a described LVDS sets of signals frame module (1-5) and the 2nd LVDS sets of signals frame module (1-11) will receive or the signal framing that reports an error send to LVDS signal transmitting module (1-12) after handling, and the warning that LVDS signal transmitting module (1-12) will receive or the signal that reports an error send to LVDS signal sending assembly (4).
7. the method for the error detection alarming of the PCM signal monitoring device with error detection alarming function according to claim 6, it is identical with the course of work of second clock signal lag gate-control signal error detection logic state machine to it is characterized in that the first clock signal hysteresis gate signal error detects logic state machine, and they include one of four states: system's idle condition, begin count status, stop count status and system mode is judged state; In system's idle condition, wait for detection signal is isolated and level switch module sends remote measurement detection signal or remote control detection signal; If receive the rising edge of the gate-control signal in remote measurement detection signal or the remote control detection signal, then described state machine is transformed into the beginning count status; At the beginning count status, system counter adds 1 on the count results of each clock cycle; If detect the rising edge of clock signal in remote measurement detection signal or the remote control detection signal, then described state machine is transformed into and stops count status; Stopping count status, the detection count results of system counter is being latched, be transformed into system mode then and judge state; Judge state in system mode, count results compared with setting threshold that misjudgment occurrence type and time of origin generate the warning or the information that reports an error according to pre-set threshold, and send the described warning or the information that reports an error; If receive the trailing edge of the gate-control signal in remote measurement detection signal or the remote control detection signal, then described state machine is transformed into system's idle condition.
8. the method for the error detection alarming of the PCM signal monitoring device with error detection alarming function according to claim 6, it is characterized in that the first data-signal hysteresis clock signal error detection logic state machine is identical with the course of work of the second data-signal hysteresis clock signal error detection logic state machine, they include five states: system's idle condition, system's ready state, begin count status, stop count status and system mode and judge state; In system's idle condition, wait for detection signal is isolated and level switch module sends remote measurement detection signal or remote control detection signal; If receive the rising edge of the gate-control signal in remote measurement detection signal or the remote control detection signal, then described state machine is transformed into system's ready state; In system's ready state, wait for detection signal is isolated and level switch module sends remote measurement detection signal or remote control detection signal, if receive the trailing edge of the gate-control signal in remote measurement detection signal or the remote control detection signal, described state machine is transformed into system's idle condition; If receive the rising edge of clock signal in remote measurement detection signal or the remote control detection signal, described state machine is transformed into the beginning count status; At the beginning count status, system counter adds 1 on the count results of each clock cycle; If receive the trailing edge and the data-signal of the clock signal in remote measurement detection signal or the remote control detection signal saltus step does not take place, then described state machine is transformed into system's ready state; If receive the data-signal generation saltus step in remote measurement detection signal or the remote control detection signal, then described state machine is transformed into and stops count status; Stopping count status, the detection count results of system counter is being latched, be transformed into system mode then and judge state; Judge state in system mode, count results compared with setting threshold that misjudgment occurrence type and time of origin produce the warning or the information that reports an error according to preestablishing different threshold values, and send the described warning or the information that reports an error; Described state machine is transformed into system's ready state.
9. the method for the error detection alarming of the PCM signal monitoring device with error detection alarming function according to claim 6, it is characterized in that the first clock signal duty cycle error detection logic state machine is identical with the course of work of second clock signal dutyfactor error detection logic state machine, they include five states: system's idle condition, system's ready state, begin count status, stop count status and system mode and judge state; In system's idle condition, wait for detection signal is isolated and level switch module sends remote measurement detection signal or remote control detection signal; If receive the rising edge of the gate-control signal in remote measurement detection signal or the remote control detection signal, then described state machine is transformed into system's ready state; In system's ready state, wait for detection signal is isolated and level switch module sends remote measurement detection signal or remote control detection signal, if receive the trailing edge of the gate-control signal in remote measurement detection signal or the remote control detection signal, described state machine is transformed into system's idle condition; If receive the rising edge of clock signal in remote measurement detection signal or the remote control detection signal, described state machine is transformed into the beginning count status; At the beginning count status, system counter adds 1 on the count results of each clock cycle; If receive the trailing edge of the clock signal in remote measurement detection signal or the remote control detection signal, then described state machine is transformed into and stops count status; Stopping count status, the detection count results of system counter is being latched, be transformed into system mode then and judge state; Judge state in system mode, count results compared with setting threshold that misjudgment occurrence type and time of origin produce the information that reports an error according to preestablishing different threshold values, and send the described information that reports an error; Described state machine is transformed into system's ready state.
CN 201010300944 2010-01-29 2010-01-29 PCM signal monitoring device with error detection alarming function and error detection alarming method thereof Expired - Fee Related CN101764664B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010300944 CN101764664B (en) 2010-01-29 2010-01-29 PCM signal monitoring device with error detection alarming function and error detection alarming method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201010300944 CN101764664B (en) 2010-01-29 2010-01-29 PCM signal monitoring device with error detection alarming function and error detection alarming method thereof

Publications (2)

Publication Number Publication Date
CN101764664A true CN101764664A (en) 2010-06-30
CN101764664B CN101764664B (en) 2013-01-16

Family

ID=42495662

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010300944 Expired - Fee Related CN101764664B (en) 2010-01-29 2010-01-29 PCM signal monitoring device with error detection alarming function and error detection alarming method thereof

Country Status (1)

Country Link
CN (1) CN101764664B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112145370A (en) * 2020-09-04 2020-12-29 上海电气风电集团股份有限公司 Communication quality detection method, system and readable storage medium
CN113098587A (en) * 2021-03-31 2021-07-09 中国电子信息产业集团有限公司第六研究所 Satellite-ground link communication system and data processing method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3564147A (en) * 1968-04-05 1971-02-16 Communications Satellite Corp Local routing channel sharing system and method for communications via a satellite relay
CN2582288Y (en) * 2002-11-05 2003-10-22 宋云峰 Equipment for tracing moving object (target) by utilizing public land mobile communication net
CN101505184B (en) * 2009-02-27 2012-07-25 中国电子科技集团公司第五十四研究所 Concealed satellite communication terminal

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112145370A (en) * 2020-09-04 2020-12-29 上海电气风电集团股份有限公司 Communication quality detection method, system and readable storage medium
CN113098587A (en) * 2021-03-31 2021-07-09 中国电子信息产业集团有限公司第六研究所 Satellite-ground link communication system and data processing method

Also Published As

Publication number Publication date
CN101764664B (en) 2013-01-16

Similar Documents

Publication Publication Date Title
Fang et al. Design and simulation of UART serial communication module based on VHDL
CN205229338U (en) Take redundant silicon controlled rectifier change of current valve system emission of light detection loop
CN109714235B (en) Non-polar RS485 communication interface and method for realizing non-polar RS485 communication
CN101667864A (en) Method of descending physical link fault diagnosis, system and device
CN104090511B (en) Circuit and method for achieving non-polar 485 communication
US9379772B2 (en) Transceiver self-diagnostics for electromagnetic interference (EMI) degradation in balanced channels
CN108063687B (en) Method for judging fault node in CAN bus network
CN109995347A (en) Signal isolation circuit
CN101764664B (en) PCM signal monitoring device with error detection alarming function and error detection alarming method thereof
CN109217922A (en) Method and device for reporting loss alarm of received signal by optical module
CN111263138B (en) A kind of LVDS digital video fault automatic detection system and its realization method
CN105847077A (en) Method for detecting conflict of multipath serial data, and device and equipment
EP0606413B1 (en) Method and means for automatically detecting and correcting a polarity error in twisted-pair media
CN203535935U (en) Control circuit and control system of liquid crystal display module
TW560137B (en) Transferring method for termimethod and related apparatus for detecting connection polarity of network transmission lines
CN104597822A (en) Digital input line break detection method and circuit
CN102546215B (en) Method and device for protecting data link, and equipment with device
CN103063942B (en) The periodicity detection methods of HB6096 EBIs
CN101986512B (en) Method for designing communication protocol of high-voltage and direct-current (HVDC) thyristor valve base electronic equipment
CN104218777A (en) Monitoring system of cascaded multilevel high-voltage inverter power unit
CN103517307A (en) Remote debugging system based on TD-SCDMA
CN103595492B (en) CDT channel fault alarm system
CN204168262U (en) Rectifier and trigger pulse detecting equipment
CN103531002B (en) A kind of remote debugging method based on TD-SCDMA
CN118017940A (en) Method and system for automatically correcting sporadic abnormality of digital up-conversion module

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130116

Termination date: 20140129