Zhang et al., 2021 - Google Patents
A low-power time-to-digital converter for the CMS endcap timing layer (ETL) upgradeZhang et al., 2021
View PDF- Document ID
- 17672228723650442409
- Author
- Zhang W
- Sun H
- Edwards C
- Gong D
- Huang X
- Liu C
- Liu T
- Liu T
- Olsen J
- Sun Q
- Sun X
- Wu J
- Ye J
- Zhang L
- Publication year
- Publication venue
- IEEE Transactions on Nuclear Science
External Links
Snippet
We present the design and test results of a time-to-digital-converter (TDC). The TDC will be a part of the readout Application-Specific Integrated Circuit (ASIC), called endcap timing read-out chip (ETROC), to read out low-gain avalanche detectors (LGADs) for the CMS …
- 238000005259 measurement 0 abstract description 48
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
- H03M1/1265—Non-uniform sampling
- H03M1/128—Non-uniform sampling at random intervals, e.g. digital alias free signal processing [DASP]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01T—MEASUREMENT OF NUCLEAR OR X-RADIATION
- G01T1/00—Measuring X-radiation, gamma radiation, corpuscular radiation, or cosmic radiation
- G01T1/02—Dosimeters
- G01T1/026—Semiconductor dose-rate meters
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Zhang et al. | A low-power time-to-digital converter for the CMS endcap timing layer (ETL) upgrade | |
Wang et al. | A 3.0-ps rms precision 277-MSamples/s throughput time-to-digital converter using multi-edge encoding scheme in a Kintex-7 FPGA | |
Won et al. | Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs | |
Sui et al. | A 2.3-ps RMS resolution time-to-digital converter implemented in a low-cost cyclone V FPGA | |
Oberla et al. | A 15 GSa/s, 1.5 GHz bandwidth waveform digitizing ASIC | |
Bayer et al. | A High-Resolution (${< 10}~{\rm ps} $ RMS) 48-Channel Time-to-Digital Converter (TDC) Implemented in a Field Programmable Gate Array (FPGA) | |
CN111610549B (en) | Direct comparison FPGA-ADC device based on single carry chain | |
Zhang et al. | An 8.5-ps two-stage Vernier delay-line loop shrinking time-to-digital converter in 130-nm flash FPGA | |
Keränen et al. | A wide range, 4.2 ps (rms) precision CMOS TDC with cyclic interpolators based on switched-frequency ring oscillators | |
Mitra et al. | An FPGA-based phase measurement system | |
Perktold et al. | A multichannel time-to-digital converter ASIC with better than 3 ps RMS time resolution | |
Keränen et al. | 256$\times $ TDC Array With Cyclic Interpolators Based on Calibration-Free $2 {\times} $ Time Amplifier | |
Szplet | Time-to-digital converters | |
Perktold et al. | A fine time-resolution (≪ 3 ps-rms) time-to-digital converter for highly integrated designs | |
Qin et al. | Design and performance of a 16-channel coarse-fine TDC prototype ASIC | |
Vornicu et al. | Time interval generator with 8 ps resolution and wide range for large TDC array characterization | |
Zhou et al. | A high-precision folding time-to-digital converter implemented in Kintex-7 FPGA | |
Yu et al. | A low-cost FPGA-based coarse-fine counting time-to-digital converter with external high-precision reference clock | |
Zhang et al. | A ring-oscillator based multi-mode time-to-digital converter on Xilinx Kintex-7 FPGA | |
Xia et al. | A review of advancements and trends in time-to-digital converters based on FPGA | |
Muntean et al. | Blumino: The first fully integrated analog SiPM with on-chip time conversion | |
Rashidzadeh et al. | A delay generation technique for narrow time interval measurement | |
Li et al. | A cmos time-to-digital converter for real-time optical time-of-flight sensing system | |
Annagrebah et al. | A multi-phase time-to-digital converter differential vernier ring oscillator | |
Deng et al. | Readout electronics of t0 detector in the external target experiment of CSR in HIRFL |