[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Brusamarello et al., 2008 - Google Patents

Probabilistic approach for yield analysis of dynamic logic circuits

Brusamarello et al., 2008

View PDF
Document ID
14512402787751538784
Author
Brusamarello L
da Silva R
Wirth G
Reis R
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

In deep-submicrometer technologies, process variability challenges the design of high yield integrated circuits. While device critical dimensions and threshold voltage shrink, leakage currents drastically increase, threatening the feasibility of reliable dynamic logic gates …
Continue reading at lume.ufrgs.br (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Similar Documents

Publication Publication Date Title
Sarangi et al. VARIUS: A model of process variation and resulting timing errors for microarchitects
Mahmoodi et al. Estimation of delay variations due to random-dopant fluctuations in nanoscale CMOS circuits
Gupta et al. Gate-length biasing for runtime-leakage control
Bai et al. Static timing analysis including power supply noise effect on propagation delay in VLSI circuits
US20050257077A1 (en) Method for voltage drop analysis in integreted circuits
Lin et al. A cell-based power estimation in CMOS combinational circuits
Dadgour et al. A statistical framework for estimation of full-chip leakage-power distribution under parameter variations
Alkabani et al. Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability
Scheffer The count of monte carlo
Kundu et al. On modeling crosstalk faults
Okada et al. A statistical gate delay model for intra-chip and inter-chip variabilities
Pant et al. Device-circuit optimization for minimal energy and power consumption in CMOS random logic networks
Brusamarello et al. Probabilistic approach for yield analysis of dynamic logic circuits
Meng et al. Modeling and characterizing power variability in multicore architectures
Dierickx et al. Propagating variability from technology to system level
Liu Multivariate Adaptive Regression Splines in Standard Cell Characterization for Nanometer Technology in
Zhong et al. A fast and accurate process variation-aware modeling technique for resistive bridge defects
Chaudhry et al. Design and analysis of power distribution networks with accurate RLC models
Datta et al. Delay modeling and statistical design of pipelined circuit under process variation
Chen et al. A comprehensive stochastic design methodology for hold-timing resiliency in voltage-scalable design
Mutlu et al. Concurrent optimization of process dependent variations in different circuit performance measures
Vanderbauwhede et al. Impact of random dopant fluctuations on the timing characteristics of flip-flops
US5740407A (en) Method of generating power vectors for circuit power dissipation simulation having both combinational and sequential logic circuits
Helms et al. Accurate PTV, state, and ABB aware RTL blackbox modeling of subthreshold, gate, and PN-junction leakage
Jooypa et al. Statistical strategies to capture correlation between overshooting effect and propagation delay time in nano-CMOS inverters