Chawla et al., 2004 - Google Patents
A 531 nw/mhz, 128/spl times/32 current-mode programmable analog vector-matrix multiplier with over two decades of linearityChawla et al., 2004
View PDF- Document ID
- 12698221388324920125
- Author
- Chawla R
- Bandyopadhyay A
- Srinivasan V
- Hasler P
- Publication year
- Publication venue
- Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No. 04CH37571)
External Links
Snippet
We present a 128/spl times/32 four-quadrant programmable current-mode analog vector- matrix multiplier (VMM). The proposed multiplier cell operates on a 3.3 V supply, consumes 531 nW/MHz and is linear over two decades of current range. Programmability and non …
- 239000011159 matrix material 0 title abstract description 14
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/14—Arrangements for performing computing operations, e.g. operational amplifiers for addition or subtraction
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Chawla et al. | A 531 nw/mhz, 128/spl times/32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity | |
| Motamed et al. | A low-voltage low-power wide-range CMOS variable gain amplifier | |
| US5959871A (en) | Programmable analog array circuit | |
| YU et al. | CMOS resistive fuses for image smoothing and segmentation | |
| Liu et al. | CMOS analog divider and four-quadrant multiplier using pool circuits | |
| Paliy et al. | Analog vector-matrix multiplier based on programmable current mirrors for neural network integrated circuits | |
| Madrenas et al. | A CMOS analog circuit for Gaussian functions | |
| EP0758467B1 (en) | Electronic circuits and methods for determination of distances between reference and data points | |
| Zhang et al. | A 40nm 1Mb 35.6 TOPS/W MLC NOR-Flash Based Computation-in-Memory Structure for Machine Learning | |
| Koosh et al. | Analog VLSI neural network with digital perturbative learning | |
| JP7465563B2 (en) | Charge-based switching matrix and method therefor - Patents.com | |
| Wang et al. | Towards current-mode analog implementation of deep neural network functions | |
| Hasler | Floating-gate devices, circuits, and systems | |
| Aslam-Siddiqi et al. | A 16/spl times/16 nonvolatile programmable analog vector-matrix multiplier | |
| SHIBATA et al. | Neuron MOS voltage-mode circuit technology for multiple-valued logic | |
| Sedighi et al. | Variable gain current mirror for high-speed applications | |
| Figueroa et al. | A mixed-signal approach to high-performance low-power linear filters | |
| Kakkar | Comparative study on analog and digital neural networks | |
| Al-Nsour et al. | Simple low power analogue MOS voltage adder | |
| Karimi et al. | A low power configurable analogue block | |
| Rodríguez Vázquez et al. | Accurate design of analog CNN in CMOS digital technologies | |
| Kinget et al. | Analogue CMOS VLSI implementation of cellular neural networks with continuously programmable templates | |
| Drakaki et al. | Analog signal processing circuits using floating gate MOS transistors | |
| Finkbeiner et al. | Design of an energy efficient voltage-to-time converter with rectified linear unit characteristics for artificial neural networks | |
| Popa | CMOS multifunctional computational structure with improved performances |