[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Papadimitriou et al., 2015 - Google Patents

Validation of RTL laser fault injection model with respect to layout information

Papadimitriou et al., 2015

Document ID
12528898748707920779
Author
Papadimitriou A
Tampas M
Hély D
Beroulle V
Maistri P
Leveugle R
Publication year
Publication venue
2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)

External Links

Snippet

In order for modern security implementations to be trusted, they need to be successfully evaluated against hardware fault attacks. Lasers are excellent means of introducing either single or multiple, yet very precise, faults into an IC. Modeling of laser attacks at RTL can …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer

Similar Documents

Publication Publication Date Title
Warnock et al. The circuit and physical design of the POWER4 microprocessor
US6665845B1 (en) System and method for topology based noise estimation of submicron integrated circuit designs
Zhao et al. A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits
US7958470B1 (en) Method and system for false path analysis
US6507935B1 (en) Method of analyzing crosstalk in a digital logic integrated circuit
US6449753B1 (en) Hierarchical coupling noise analysis for submicron integrated circuit designs
US6536022B1 (en) Two pole coupling noise analysis model for submicron integrated circuit design verification
US10423742B2 (en) Method to perform full accuracy hierarchical block level timing analysis with parameterized chip level contexts
Wu et al. A low-cost, systematic methodology for soft error robustness of logic circuits
Yilmaz et al. Interconnect-aware and layout-oriented test-pattern selection for small-delay defects
Papadimitriou et al. Validation of RTL laser fault injection model with respect to layout information
US6587815B1 (en) Windowing scheme for analyzing noise from multiple sources
Berridge et al. IBM POWER6 microprocessor physical design and design methodology
Papa et al. RUMBLE: an incremental, timing-driven, physical-synthesis optimization algorithm
Leveugle et al. Laser-induced fault effects in security-dedicated circuits
Jung et al. OpenDesign Flow Database: The infrastructure for VLSI design and design automation research
Guo et al. ASSURER: A PPA-friendly security closure framework for physical design
Miyase et al. Identification of high power consuming areas with gate type and logic level information
Wei et al. Rethinking IC Layout Vulnerability: Simulation-Based Hardware Trojan Threat Assessment with High Fidelity
Papadimitriou et al. Analysis of laser-induced errors: RTL fault models versus layout locality characteristics
Ho et al. ECO timing optimization using spare cells and technology remapping
Chang et al. Fast postplacement optimization using functional symmetries
Sivaraman et al. Primitive path delay faults: identification and their use in timing analysis
Bhandari et al. DEFending Integrated Circuit Layouts.
Ghodrati Thwarting electromagnetic fault injection attack utilizing timing attack countermeasure