Kaur et al., 2013 - Google Patents
Pipelined MIPS with improved datapathKaur et al., 2013
View PDF- Document ID
- 1057418623498826097
- Author
- Kaur H
- Gulati N
- Publication year
- Publication venue
- IJERA
External Links
Snippet
This paper proposes a five stage pipelined processor with reduced number of unwanted transitions due to the stalls present in the pipeline which results in the reduction of dynamic power. To reduce the unwanted transitions, modification in the datapath is proposed. The …
- 238000001514 detection method 0 abstract description 5
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
- G06F9/381—Loop buffering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/3017—Runtime instruction translation, e.g. macros
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3237—Power saving by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Brooks et al. | Dynamically exploiting narrow width operands to improve processor power and performance | |
KR101566257B1 (en) | Reducing power consumption in a fused multiply-add (fma) unit responsive to input data values | |
Brooks et al. | Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance | |
Kim et al. | Half-price architecture | |
Loh | Exploiting data-width locality to increase superscalar execution bandwidth | |
US10747539B1 (en) | Scan-on-fill next fetch target prediction | |
WO2002057907A2 (en) | Method and apparatus to stall the pipeline of a processor | |
Michaud et al. | Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors | |
Gautschi et al. | Tailoring instruction-set extensions for an ultra-low power tightly-coupled cluster of OpenRISC cores | |
Gautham et al. | Low-power pipelined MIPS processor design | |
KR20080028410A (en) | System and Method for Saving Power in Pipeline Microprocessors | |
Bhosle et al. | FPGA Implementation of low power pipelined 32-bit RISC Processor | |
US20120151191A1 (en) | Reducing power consumption in multi-precision floating point multipliers | |
US7360023B2 (en) | Method and system for reducing power consumption in a cache memory | |
Kaur et al. | Pipelined MIPS with improved datapath | |
Kiat et al. | A comprehensive analysis on data hazard for RISC32 5-stage pipeline processor | |
US7020789B2 (en) | Processor core and methods to reduce power by not using components dedicated to wide operands when a micro-instruction has narrow operands | |
Circello et al. | The superscalar architecture of the MC68060 | |
Shum et al. | Design and microarchitecture of the IBM System z10 microprocessor | |
Kumar et al. | Bit-sliced datapath for energy-efficient high performance microprocessors | |
Kim et al. | AE32000B: a Fully Synthesizable 32‐Bit Embedded Microprocessor Core | |
Glossner et al. | Sandblaster low power DSP [parallel DSP arithmetic microarchitecture] | |
Ramírez et al. | Direct instruction wakeup for out-of-order processors | |
Lotfi-Kamran et al. | Dynamic Power Reduction of Stalls in Pipelined Architecture Processors. | |
Lozano et al. | A deeply embedded processor for smart devices |