Gerardi et al., 2008 - Google Patents
Performance and reliability of a 4Mb Si nanocrystal NOR Flash memory with optimized 1T memory cellsGerardi et al., 2008
- Document ID
- 8458542339923139903
- Author
- Gerardi C
- Molas G
- Albini G
- Tripiciano E
- Gely M
- Emmi A
- Fiore O
- Nowak E
- Mello D
- Vecchio M
- Masarotto L
- Portoghese R
- De Salvo B
- Deleonibus S
- Maurelli A
- Publication year
- Publication venue
- 2008 IEEE International Electron Devices Meeting
External Links
Snippet
We present excellent performance and reliability characteristics of a Silicon nanocrystal (Si- nc) 4 Mb NOR Flash array (90 nm technology node). Main original technological improvements are a cylindrical symmetry of the 1-Transistor bitcell, which significantly …
- 230000015654 memory 0 title abstract description 41
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
- H01L27/112—Read-only memory structures [ROM] and multistep manufacturing processes therefor
- H01L27/115—Electrically programmable read-only memories; Multistep manufacturing processes therefor
- H01L27/11517—Electrically programmable read-only memories; Multistep manufacturing processes therefor with floating gate
- H01L27/11521—Electrically programmable read-only memories; Multistep manufacturing processes therefor with floating gate characterised by the memory core region
- H01L27/11524—Electrically programmable read-only memories; Multistep manufacturing processes therefor with floating gate characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
- H01L27/112—Read-only memory structures [ROM] and multistep manufacturing processes therefor
- H01L27/115—Electrically programmable read-only memories; Multistep manufacturing processes therefor
- H01L27/11563—Electrically programmable read-only memories; Multistep manufacturing processes therefor with charge-trapping gate insulators, e.g. MNOS or NROM
- H01L27/11568—Electrically programmable read-only memories; Multistep manufacturing processes therefor with charge-trapping gate insulators, e.g. MNOS or NROM characterised by the memory core region
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7447082B2 (en) | Method for operating single-poly non-volatile memory device | |
KR100391404B1 (en) | Semiconductor memory | |
US7429767B2 (en) | High performance multi-level non-volatile memory device | |
US6949788B2 (en) | Nonvolatile semiconductor memory device and method for operating the same | |
TW557552B (en) | Non-volatile memory cell having a silicon-oxide-nitride-oxide-silicon gates structure and fabrication method of such cell | |
JP5367222B2 (en) | Nonvolatile memory device operating method | |
TW512495B (en) | Nonvolatile semiconductor memory device, process of manufacturing the same and method of operating the same | |
US7450418B2 (en) | Non-volatile memory and operating method thereof | |
US8072813B2 (en) | Method and apparatus for programming nonvolatile memory | |
US20100008136A1 (en) | Methods of operating memory devices | |
US20060104116A1 (en) | Method of operating a flash memory device | |
US6288943B1 (en) | Method for programming and reading 2-bit p-channel ETOX-cells with non-connecting HSG islands as floating gate | |
JP2009049368A (en) | High speed erasure type charge trapping memory cell | |
US20100214845A1 (en) | Nand memory cell array, nand flash memory having nand memory cell array, data processing method for nand flash memory | |
US20090086548A1 (en) | Flash memory | |
JP3630491B2 (en) | Semiconductor device | |
TWI473253B (en) | Nonvolatile memory array with continuous charge storage dielectric stack | |
Lee et al. | Multi-level NAND flash memory with 63 nm-node TANOS (Si-Oxide-SiN-Al2O3-TaN) cell structure | |
JP2003204000A (en) | Nonvolatile semiconductor memory device and charge injection method | |
Gerardi et al. | Performance and reliability of a 4Mb Si nanocrystal NOR Flash memory with optimized 1T memory cells | |
Yamauchi et al. | Scalable virtual-ground multilevel-cell floating-gate flash memory | |
Kang et al. | Improving the cell characteristics using low-k gate spacer in 1Gb NAND flash memory | |
Lue et al. | Understanding STI edge fringing field effect on the scaling of charge-trapping (CT) NAND Flash and modeling of incremental step pulse programming (ISPP) | |
US7746706B2 (en) | Methods and systems for memory devices | |
US6240015B1 (en) | Method for reading 2-bit ETOX cells using gate induced drain leakage current |