[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Gong, 2014 - Google Patents

TSV equivalent circuit model using 3D full-wave analysis

Gong, 2014

View PDF
Document ID
7431761602433341714
Author
Gong Z
Publication year

External Links

Snippet

This work presents a study to build lumped models for fault-free and faulty Through Silicon Vias (TSVs). Three dimensional full-wave simulations are performed to extract equivalent circuit models. The effects of parametric and catastrophic faults due to pin-holes, voids and …
Continue reading at core.ac.uk (PDF) (other versions)

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2853Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3183Generation of test inputs, e.g. test vectors, patterns or sequence
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5036Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081Layout analysis, e.g. layout verification, design rule check
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/02Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
    • G01R31/024Arrangements for indicating continuity or short-circuits in electric apparatus or lines, leakage or ground faults
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R27/00Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
    • G01R27/02Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
    • G01R27/20Measuring earth resistance; Measuring contact resistance, e.g. of earth connections, e.g. plates
    • G01R27/205Measuring contact resistance of connections, e.g. of earth connections
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process

Similar Documents

Publication Publication Date Title
Jung et al. Through silicon via (TSV) defect modeling, measurement, and analysis
Kim et al. High-frequency scalable modeling and analysis of a differential signal through-silicon via
Bandyopadhyay et al. Rigorous electrical modeling of through silicon vias (TSVs) with MOS capacitance effects
JP3926148B2 (en) Electronic circuit design simulator
Huang et al. Oscillation-based prebond TSV test
Gong et al. TSV extracted equivalent circuit model and an on-chip test solution
Kannan et al. Fault modeling and multi-tone dither scheme for testing 3D TSV defects
Salah et al. Arbitrary modeling of TSVs for 3D integrated circuits
Wang et al. A Wideband Predictive “Double-$\pi $” Equivalent-Circuit Model for On-Chip Spiral Inductors
Sharma et al. VLSI interconnects and their testing: prospects and challenges ahead
Gong TSV equivalent circuit model using 3D full-wave analysis
Basith et al. Contactless test access mechanism for TSV-based 3-D ICs utilizing capacitive coupling
Lu et al. Scalable modeling and wideband measurement techniques for a signal TSV surrounded by multiple ground TSVs for RF/high-speed applications
Sukharev et al. Multi-scale simulation methodology for stress assessment in 3D IC: effect of die stacking on device performance
Lorival et al. An efficient and simple compact modeling approach for 3-D interconnects with IC׳ s stack global electrical context consideration
Bae et al. Noise coupling effects on CMOS analog-to-digital converter in magnetic field wireless power transfer system using chip-PCB comodeling and simulation
Kim et al. Signal integrity modeling and measurement of TSV in 3D IC
Zhang et al. Impact of on-chip interconnect on the performance of 3-D integrated circuits with through-silicon vias: Part II
Rack et al. Fast and accurate modelling of large TSV arrays in 3D-ICs using a 3D circuit model validated against full-wave FEM simulations and RF measurements
Shang et al. TSV fault contactless testing method based on group delay
Shang et al. TSV manufacturing fault modeling and diagnosis based on multi-tone dither
KR101111444B1 (en) The method for manufacturing measurable via test patterns and characterization of via in multi-layered ic package
Liu et al. Modelling and analysis of contactless sensor for TSV fault based on resonant inductive coupling
Adamshick et al. High frequency electrical characterization of 3D signal/ground through silicon vias
Piersanti et al. Impact of voltage bias on through silicon vias (TSV) depletion and crosstalk