[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Yamazaki et al., 1989 - Google Patents

A 1-GOPS CMOS programmable video signal processor

Yamazaki et al., 1989

Document ID
5617923118323099183
Author
Yamazaki T
Komuro S
Kumata I
Koshiba J
Publication year
Publication venue
IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers

External Links

Snippet

The specifications for a 1-GOPS CMOS programmable video signal processor are presented. To perform the specified functions using a single chip, four macro blocks, each including a fourth-order inner-product circuit, a shift register with switches, a barrel shifter …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures

Similar Documents

Publication Publication Date Title
Chou et al. FPGA implementation of digital filters
EP0496880B1 (en) Circuit switchable as matrix multiplier or convolver for color image processing
EP0249962B1 (en) Digital video signal processor
US4791597A (en) Multiplierless FIR digital filter with two to the Nth power coefficients
EP0973099A2 (en) Parallel data processor
US4802111A (en) Cascadable digital filter processor employing moving coefficients
US7480689B2 (en) Systolic de-multiplexed finite impulse response filter array architecture for linear and non-linear implementations
US4407018A (en) Digital signal processor suited for LSI fabrication
Yamazaki et al. A 1-GOPS CMOS programmable video signal processor
US5034907A (en) Dynamically configurable signal processor and processor arrangement
US20080198914A1 (en) Architecture for Systolic Nonlinear Filter Processors
WO2000059112A2 (en) Multiplier circuit
US5029121A (en) Digital filter processing device
Kamp et al. Programmable 2D linear filter for video applications
US4893264A (en) Digital decimation filter
US4811270A (en) Merged CCD/MOS integrated circuit
O'Leary Nonrecursive digital filtering using cascade fast Fourier transformers
KR0175373B1 (en) Time-varying cross filter with reduced chip area
EP1119910B1 (en) Area efficient realization of coefficient architecture for bit-serial fir, iir filters and combinational/sequential logic structure with zero latency clock output
JP3139137B2 (en) Digital signal processing circuit that performs filter operation of digital filter processing
JPH01126819A (en) Digital signal processor
Aono et al. A 30 ns (600 MOPS) image processor with a reconfigurable pipeline architecture
Jutand et al. A 13.5 MHz single chip multiformat discrete cosine transform
Fukushima A survey of image processing LSIs in Japan
Cohen et al. A video rate architecture for a fully recursive two-dimensional filter