Abstract
In this chapter we summarize and present the existing, albeit limited work on known vulnerabilities and proposed remedies for AMS/RF ICs, emphasizing on hardware Trojans.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
F.B.I. says the military had bogus computer gear (2008), https://goo.gl/QT90Nx
Fishy chips: spies want to hack-proof circuits (2011), https://goo.gl/wmJ2yL
Could a vulnerable computer chip allow hackers to down a Boeing 787 ‘Back Door’ could allow cyber-criminals a way in (2012), https://goo.gl/i7aqm5
Top 5 most counterfeited parts represent a $169 billion potential challenge for global semiconductor market (2012), https://goo.gl/Ku4u6B
S. Adee, The hunt for the kill switch. IEEE Spectr. 45(5), 34–39 (2008)
D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, B. Sunar, Trojan detection using IC fingerprinting, in IEEE Symposium on Security and Privacy (SP), 2007, pp. 296–310
N. Beringuier-Boher, K. Gomina, D. Hely, J.B. Rigaud, V. Beroulle, A. Tria, J. Damiens, P. Gendrier, P. Candelier, Voltage glitch attacks on mixed-signal systems, in Euromicro Conference on Digital System Design, 2014, pp. 379–386
N. Beringuier-Boher, D. Hely, V. Beroulle, J. Damiens, P. Candelier, Increasing the security level of analog IPs by using a dedicated vulnerability analysis methodology, in International Symposium on Quality Electronic Design (ISQED), 2013, pp. 531–537
N. Beringuier-Boher, M. Lacruche, D. El-Baze, J.M. Dutertre, J.B. Rigaud, P. Maurine, Body biasing injection attacks in practice, in Workshop on Cryptography and Security in Computing Systems, 2016, pp. 49–54
S. Bhunia, M.S. Hsiao, M. Banga, S. Narasimhan, Hardware Trojan attacks: threat analysis and countermeasures. Proc. IEEE 102(8), 1229–1247 (2014)
Y. Bi, J.S. Yuan, Y. Jin, Beyond the interconnections: split manufacturing in RF designs. Electronics 4(3), 541–564 (2015)
M. Bidmeshki, A. Antonopoulos, Y. Makris, Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP, in IEEE Design Automation and Test in Europe Conference (DATE), 2017
C. Cai, D. Chen, Performance enhancement induced Trojan states in op-amps, their detection and removal, in IEEE International Symposium on Circuits and Systems (ISCAS), 2015, pp. 3020–3023
X. Cao, Q. Wang, R.L. Geiger, D.J. Chen, A hardware Trojan embedded in the Inverse Widlar reference generator, in IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 2015, pp. 1–4
D. Chang, B. Bakkaloglu, S. Ozev, Enabling unauthorized RF transmission below noise floor with no detectable impact on primary communication performance, in IEEE VLSI Test Symposium (VTS), 2015, pp. 1–4
S. Deyati, B.J. Muldrey, A. Chatterjee, Targeting hardware Trojans in mixed-signal circuits for security, in IEEE International Mixed-Signal Testing Workshop (IMSTW), 2016, pp. 1–4
R.M. Fox, M. Nagarajan, Multiple operating points in a CMOS log-domain filter, in IEEE International Symposium on Circuits and Systems (ISCAS), 1999, pp. 689–692
U. Guin, D. DiMase, M. Tehranipoor, Counterfeit integrated circuits: detection, avoidance, and the challenges ahead. J. Electron. Test. 30(1), 9–23 (2014)
U. Guin, D. Forte, M. Tehranipoor, Design of accurate low-cost on-chip structures for protecting integrated circuits against recycling. IEEE Trans. Very Large Scale Integr. Syste. 24(4), 1233–1246 (2016)
U. Guin, K. Huang, D. DiMase, J.M. Carulli, M. Tehranipoor, Y. Makris, Counterfeit integrated circuits: a rising threat in the global semiconductor supply chain. Proc. IEEE 102(8), 1207–1228 (2014)
W. Hou, Use of a continuation method for analyzing start-up circuits. Ph.D. thesis, University Of California, Irvine, 2011
D.L. Irby, R.D. Newbould, J.D. Carothers, J.J. Rodriguez, W.T. Holman, Low level watermarking of VLSI designs for intellectual property protection, in IEEE International ASIC/SOC Conference, 2000, pp. 136–140
Y. Jin, Y. Makris, Hardware Trojan detection using path delay fingerprint, in IEEE International Workshop on Hardware-Oriented Security and Trust (HOST), 2008, pp. 51–57
Y. Jin, D. Maliuk, Y. Makris, Hardware Trojan detection in Analog/RF integrated circuits, in Secure System Design and Trustable Computing, ed. by C.H. Chang, M. Potkonjak (Springer, Cham, 2016), pp. 241–268
F. Karabacak, U.Y. Ogras, S. Ozev, Detection of malicious hardware components in mobile platforms, in International Symposium on Quality Electronic Design (ISQED), 2016, pp. 179–184
A.V. Karthik, S. Ray, P. Nuzzo, A. Mishchenko, R. Brayton, J. Roychowdhury, ABCD-NL: approximating continuous non-linear dynamical systems using purely Boolean models for analog/mixed-signal verification, in IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), 2014, pp. 250–255
A.V. Karthik, J. Roychowdhury, ABCD-L: approximating continuous linear systems using Boolean models, in IEEE Design Automation Conference (DAC), 2013, pp. 1–9
L. Lin, W. Burleson, C. Paar, MOLES: malicious off-chip leakage enabled by side-channels, in IEEE International Conference on Computer-Aided Design (ICCAD), 2009, pp. 117–122
Y. Liu, K. Huang, Y. Makris, Hardware Trojan detection through golden chip-free statistical side-channel fingerprinting, in IEEE Design Automation Conference (DAC), 2014, pp. 155:1–155:6
Y. Liu, Y. Jin, Y. Makris, Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation, in International Conference on Computer-Aided Design (ICCAD), 2013, pp. 399–404
Y. Liu, Y. Jin, A. Nosratinia, Y. Makris, Silicon demonstration of hardware Trojan design and detection in wireless cryptographic ICs. IEEE Trans. Very Large Scale Integr. Syst. PP(99), 1–14 (2016)
Y. Liu, G. Volanis, K. Huang, Y. Makris, Concurrent hardware Trojan detection in wireless cryptographic ICs, in IEEE International Test Conference (ITC), 2015, pp. 1–8
Z. Liu, Y. Li, Y. Duan, R.L. Geiger, D. Chen, Identification and break of positive feedback loops in Trojan States Vulnerable Circuits, in IEEE International Symposium on Circuits and Systems (ISCAS), 2014, pp. 289–292
Z. Liu, Y. Li, R.L. Geiger, D. Chen, Auto-identification of positive feedback loops in multi-state vulnerable circuits, in IEEE VLSI Test Symposium (VTS), 2014, pp. 1–5
J. Markoff, Dell warns of hardware Trojan (2010), https://goo.gl/MQ8jYr
R.D. Newbould, D.L. Irby, J.D. Carothers, J.J. Rodriguez, W.T. Holman, Mixed signal design watermarking for IP protection, in Southwest Symposium on Mixed-Signal Design, 2001, pp. 110–115
R.O. Nielsen, A.N. Willson, A fundamental result concerning the topology of transistor circuits with multiple equilibria. Proc. IEEE 68(2), 196–208 (1980)
I. Polian, Security aspects of analog and mixed-signal circuits, in IEEE International Mixed-Signal Testing Workshop (IMSTW), 2016, pp. 1–6
S.E. Quadir, J. Chen, D. Forte, N. Asadizanjani, S. Shahbazmohamadi, L. Wang, J. Chandy, M. Tehranipoor, A survey on chip to system reverse engineering. J. Emerg. Technol. Comput. Syst. 13(1), 6:1–6:34 (2016)
J. Rajendran, M. Sam, O. Sinanoglu, R. Karri, Security analysis of integrated circuit camouflaging, in ACM SIGSAC Conference on Computer & Communications Security, 2013, pp. 709–720
J. Rajendran, H. Zhang, C. Zhang, G.S. Rose, Y. Pino, O. Sinanoglu, R. Karri, Fault analysis-based logic encryption. IEEE Trans. comput. 64(2), 410–424 (2015)
M. Rostami, F. Koushanfar, R. Karri, A primer on hardware security: models, methods, and metrics. Proc. IEEE 102(8), 1283–1295 (2014)
J. Roychowdhury, R. Melville, Delivering global DC convergence for large mixed-signal circuits via homotopy/continuation methods. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 25(1), 66–78 (2006)
K.S. Subrmani, A. Antonopoulos, A.A. Abotabl, A. Nosratinia, Y. Makris, INFECT: INconsicuous FEC-based Trojan: a hardware attack on an 802.11a/g wireless network, in IEEE Hardware Oriented Security and Trust Conference (HOST), 2017
M. Tehranipoor, F. Koushanfar, A survey of hardware Trojan taxonomy and detection. IEEE Des. Test Comput. 27(1), 10–25 (2010)
M.M. Tehranipoor, U. Guin, D. Forte, Hardware IP watermarking, in Counterfeit Integrated Circuits: Detection and Avoidance (Springer International Publishing, Cham, 2015), pp. 203–222. doi: https://doi.org/10.1007/978-3-319-11824-610, ISBN:978-3-319-11824-6, https://doi.org/10.1007/978-3-319-11824-610
Q. Wang, R.L. Geiger, Temperature signatures for performance assessment of circuits with undesired equilibrium states. Electron. Lett. 51(22), 1756–1758 (2015)
Q. Wang, R.L. Geiger, D. Chen, Hardware Trojans embedded in the dynamic operation of analog and mixed-signal circuits, in National Aerospace and Electronics Conference (NAECON), 2015, pp. 155–158
Q. Wang, R.L. Geiger, D.J. Chen, Challenges and opportunities for determining presence of multiple equilibrium points with circuit simulators, in IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 2014, pp. 406–409
Y.T. Wang, D. Chen, R.L. Geiger, Practical methods for verifying removal of Trojan stable operating points, in IEEE International Symposium on Circuits and Systems (ISCAS), 2013, pp. 2658–2661
Y.T. Wang, D.J. Chen, R.L. Geiger, Effectiveness of circuit-level continuation methods for Trojan State Elimination verification, in IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, pp. 1043–1046
Y.T. Wang, Q. Wang, D. Chen, R.L. Geiger, Hardware Trojan state detection for analog circuits and systems, in IEEE National Aerospace and Electronics Conference, 2014, pp. 364–367
K. Xiao, D. Forte, Y. Jin, R. Karri, S. Bhunia, M. Tehranipoor, Hardware Trojans: lessons learned after one decade of research. ACM Trans. Des. Autom. Electron. Syst. 22(1), 6:1–6:23 (2016)
K. Xiao, D. Forte, M. Tehranipoor, Circuit timing signature (CTS) for detection of counterfeit integrated circuits, in Secure System Design and Trustable Computing, ed. by C.H. Chang, M. Potkonjak (Springer International Publishing, Cham, 2016), pp. 211–239
K. Yang, M. Hicks, Q. Dong, T. Austin, D. Sylvester, A2: analog malicious hardware, in IEEE Symposium on Security and Privacy (SP), 2016, pp. 18–37
M.H. Zaki, O. Hasan, S. Tahar, G. Al-Sammane, Framework for formally verifying analog and mixed-signal designs, in Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design, ed. by M. Fakhfakh, E. Tlelo-Cuautle, P. Siarry (Springer International Publishing, Cham, 2015), pp. 115–145
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Antonopoulos, A., Kapatsori, C., Makris, Y. (2018). Hardware Trojans in Analog, Mixed-Signal, and RF ICs. In: Bhunia, S., Tehranipoor, M. (eds) The Hardware Trojan War. Springer, Cham. https://doi.org/10.1007/978-3-319-68511-3_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-68511-3_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-68510-6
Online ISBN: 978-3-319-68511-3
eBook Packages: EngineeringEngineering (R0)