8000 Remove AXI4 from Gemmini · Issue #389 · ucb-bar/gemmini · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Remove AXI4 from Gemmini #389

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
Ben-INL opened this issue May 12, 2025 · 1 comment
Open

Remove AXI4 from Gemmini #389

Ben-INL opened this issue May 12, 2025 · 1 comment

Comments

@Ben-INL
Copy link
Ben-INL commented May 12, 2025

I am currently trying to implement Gemmini on an FPGA, but it uses too many I/Os - 363 in total, of which 268 are used solely by AXI4.
Additionally, 64 I/Os are used by the Serial TileLink interface and 31 for scalar ports.
Therefore, I am wondering: is it possible to use only the Serial TileLink interface? If so, how much would this impact performance?
@jerryz123
Copy link
Contributor

On a FPGA, the AXI4 pins are intended to connect to the FPGA's MIG IP, assuming your FPGA target board has DRAM.

You can look at the Chipyard FPGA flow for some examples of boards which are integrated in this manner.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@jerryz123 @Ben-INL
0