8000 axi_ad9144: Infer clock signal · analogdevicesinc/hdl@d8916e6 · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Commit d8916e6

Browse files
ronagylCsomi
ronagyl
authored and
Csomi
committed
axi_ad9144: Infer clock signal
1 parent 7ae0167 commit d8916e6

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

‎library/axi_ad9144/axi_ad9144_ip.tcl

+2
Original file line numberDiff line numberDiff line change
@@ -31,5 +31,7 @@ set_property driver_value 0 [ipx::get_ports *dovf* -of_objects [ipx::current_cor
3131
set_property driver_value 0 [ipx::get_ports *dunf* -of_objects [ipx::current_core]]
3232
set_property driver_value 0 [ipx::get_ports *tx_ready* -of_objects [ipx::current_core]]
3333

34+
ipx::infer_bus_interface tx_clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
35+
3436
ipx::save_core [ipx::current_core]
3537

0 commit comments

Comments
 (0)
0