8000 axi_dmac: In SDP mode REGCEB is connected to GND · analogdevicesinc/hdl@d13ff8d · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Commit d13ff8d

Browse files
Istvan CsomortaniCsomi
Istvan Csomortani
authored and
Csomi
committed
axi_dmac: In SDP mode REGCEB is connected to GND
In newer version of Vivado (e.g. 2017.4) the REGCEB pin of the block ram macro is connected to ground. So the following false path became redundant.
1 parent fcbc977 commit d13ff8d

File tree

1 file changed

+0
-7
lines changed

1 file changed

+0
-7
lines changed

‎library/axi_dmac/axi_dmac_constr.ttcl

Lines changed: 0 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -138,13 +138,6 @@ set_max_delay -quiet -datapath_only \
138138
-filter {NAME =~ *i_fifo/i_address_gray/i_raddr_sync* && IS_SEQUENTIAL}] \
139139
[get_property -min PERIOD $dest_clk]
140140

141-
# In SDP mode REGCEB should not be connected. When inferring the BRAM the tools
142-
# do it anyway. The signal is not used by the BRAM though. But since the clock
143-
# associated with REGCEB is the write clock and not the read clock we get a
144-
# timing problem. Mark the path as a false path so it is not timed.
145-
set_false_path -quiet \
146-
-to [get_pins -hier *ram_reg*/REGCEB -filter {NAME =~ *i_fifo*}]
147-
148141
<: } :>
149142
# Reset signals
150143
set_false_path -quiet \

0 commit comments

Comments
 (0)
0