8000 Comparing stm32-rs:master...adamt55:master · stm32-rs/stm32-rs · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: stm32-rs/stm32-rs
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: master
Choose a base ref
...
head repository: adamt55/stm32-rs
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: master
Choose a head ref
Checking mergeability… Don’t worry, you can still create the pull request.
  • 10 commits
  • 3 files changed
  • 2 contributors

Commits on Nov 18, 2022

  1. Fixed ADC + DMA

    adamt55 committed Nov 18, 2022
    Configuration menu
    Copy the full SHA
    28d453d View commit details
    Browse the repository at this point in the history

  2. Fixed ic2 + tim

    adamt55 committed Nov 18, 2022
    Configuration menu
    Copy the full SHA
    8324a1b View commit details
    Browse the repository at this point in the history

  3. No need for USART patches with new svd

    adamt55 committed Nov 18, 2022
    Configuration menu
    Copy the full SHA
    e555aff View commit details
    Browse the repository at this point in the history

  4. Fixed some issues with stripping prefixes + cleaned up TIM-modifies

    adamt55 committed Nov 18, 2022
    Configuration menu
    Copy the full SHA
    eb50889 View commit details
    Browse the repository at this point in the history

  5. Merge branch 'stm32-rs:master' into master

    @adamt55
    adamt55 authored Nov 18, 2022
    Configuration menu
    Copy the full SHA
    e7cdc3e View commit details
    Browse the repository at this point in the history

Commits on Nov 19, 2022

  1. Added USART CR1 and cleaned up TIM for new SVD

    @adamt55
    adamt55 authored Nov 19, 2022
    Configuration menu
    Copy the full SHA
    57b74ff View commit details
    Browse the repository at this point in the history

  2. No idea why I thought EXTI wasnt included in the SVD, added back

    adamt55 committed Nov 19, 2022
    Configuration menu
    Copy the full SHA
    9079715 View commit details
    Browse the repository at this point in the history

Commits on Nov 20, 2022

  1. Added missing dmamux c7cr-c11cr registers

    adamt55 committed Nov 20, 2022
    Configuration menu
    Copy the full SHA
    c84c374 View commit details
    Browse the repository at this point in the history

Commits on Nov 22, 2022

  1. Disabled FIFO for ISR and CR1 by default, since the HAL mostly expect… 

    …s them to be off by default
    adamt55 committed Nov 22, 2022
    Configuration menu
    Copy the full SHA
    36ca6b3 View commit details
    Browse the repository at this point in the history

Commits on Dec 11, 2022

  1. Disabled CNT_ANTERNATE5 to have TIM2 have a 32 bit cnt always

    adamt55 committed Dec 11, 2022
    Configuration menu
    Copy the full SHA
    1542064 View commit details
    Browse the repository at this point in the history
Loading
0