8000 Metrics Design Automation · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
@metrics-ca

Metrics Design Automation

Scalable SystemVerilog simulation in the cloud

Popular repositories Loading

  1. carry_lookahead_adder carry_lookahead_adder Public

    Simple design and testbench used in Altair® DSim™ tutorials.

    VHDL 2 1

  2. vunit vunit Public

    Forked from VUnit/vunit

    VUnit is a unit testing framework for VHDL/SystemVerilog

    VHDL 2

  3. opentitan opentitan Public

    Forked from lowRISC/opentitan

    OpenTitan: Open source silicon root of trust

    SystemVerilog

  4. core-v-verif core-v-verif Public

    Forked from openhwgroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  5. openpiton openpiton Public

    Forked from PrincetonUniversity/openpiton

    The OpenPiton Platform

    Assembly

  6. cocotb cocotb Public

    Forked from cocotb/cocotb

    cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

    Python

Repositories

Showing 10 of 13 repositories

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…

0