Search Results

Problem definition: In many resource scheduling problems for services with scheduled starting and completion times (e.g., airport gate assignment), a common approach is to maintain appropriate buffer between successive services assigned to a common ...

Since the skin effect will increase the propagation delay in an interconnect, it will also affect how to optimally select the number and size of the buffers. Failing to include the skin effect during buffer design may result in as much as 35% extra ...

Designing energy-efficient clusters has recently become an important concern to make these systems economically attractive for many applications. Since the links and switch buffers consume the major portion of the power budget of the cluster, the focus ...

The authors present a new kind of CMOS logic circuit that has a different structure and different operation mechanism compared to the existing logic circuits. Its unique delay propagation characteristic makes it much faster than the conventional CMOS ...

We present in this paper an alternative for the internal (short-circuit and overshoot) power dissipation estimation of CMOS structures. Using a first order macro-modelling, we consider submicronic additional effects such as: input slow dependency of ...

Using explicit modeling of delays, we present and discuss real design conditions of CMOS buffers from the viewpoint of power dissipation. Efficiency of buffer implementation is first studied through the definition of limit for buffer insertion. Closed ...

A queuing model with a limited waiting room (buffer), Poisson arrivals, multiple synchronous servers (synchronous transmission channels), and constant services is studied. Using traffic intensity and number of transmission lines as parameters, the ...