Export Citations
Save this search
Please login to be able to save your searches and receive alerts for new content matching your search criteria.
- research-articleMarch 2023
Two-stage Pipelined SRAM Design Based on 14nm FinFET Process
EITCE '22: Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer EngineeringPages 400–405https://doi.org/10.1145/3573428.3573497In this paper, we propose a two-stage pipeline architecture for Static Random Memories (SRAM), which can reduce the decoder delay and thus effectively improve the memory operation speed. The proposed two-stage pipeline architecture divides the SRAM in ...
- research-articleOctober 2022
Transmission Gate based Keeper Control for Domino Logic Circuits
IC3-2022: Proceedings of the 2022 Fourteenth International Conference on Contemporary ComputingPages 673–678https://doi.org/10.1145/3549206.3549318Design of domino logic circuits at lower technology nodes, require a keeper circuit to facilitate replenishing of dynamic node against charge leakage and charge sharing. However, this imparts reduction in operating speed and robustness. To overcome this,...
- research-articleMarch 2016
Leakage Power Reduction Technique by using FinFET Technology
ICTCS '16: Proceedings of the Second International Conference on Information and Communication Technology for Competitive StrategiesArticle No.: 15, Pages 1–5https://doi.org/10.1145/2905055.2905073Deep Sub Micron (DSM) technology demands for lower supply voltage, reduced threshold voltage and high transistor density which leads to exponentially increase in leakage power when circuit is in standby mode. To overcome from this situation Double Gate (...
- ArticleSeptember 2014
Ultra High-Speed SM2 ASIC Implementation
TRUSTCOM '14: Proceedings of the 2014 IEEE 13th International Conference on Trust, Security and Privacy in Computing and CommunicationsPages 182–188https://doi.org/10.1109/TrustCom.2014.27In this paper, we present a high-performance elliptic curve cryptographic architecture over SCA-256 prime field by introducing a one-cycle full-precision multiplier. Based on the multiplier, we give a thorough bottom-up optimization in algorithm level. ...
- ArticleAugust 2013
Pairing and Authentication Security Technologies in Low-Power Bluetooth
GREENCOM-ITHINGS-CPSCOM '13: Proceedings of the 2013 IEEE International Conference on Green Computing and Communications and IEEE Internet of Things and IEEE Cyber, Physical and Social ComputingPages 1081–1085https://doi.org/10.1109/GreenCom-iThings-CPSCom.2013.185With the release of up-to-date Low-Power (LP) bluetooth 4.0, Bluetooth Technologies are not only widely deployed on personal area devices such as the smart phone, the headset, the intelligent health-care equipment etc., but also are recommended as a ...
- ArticleDecember 2012
Design and Analysis of a Robust, High Speed, Energy Efficient 18 Transistor 1-bit Full Adder Cell, Modified with the Concept of MVT Scheme
ISED '12: Proceedings of the 2012 International Symposium on Electronic System DesignPages 130–134https://doi.org/10.1109/ISED.2012.23Optimization of power and speed is the most crucial issue for any low-voltage, low-power design. In this paper an Energy Efficient, Robust 18 Transistor (18T) 1-bit Full Adder (FA) cell, modified with the concept of Mixed Threshold Voltage (MVT) scheme, ...
- ArticleMay 2012
High Speed Low Power CMOS Current Comparator
CSNT '12: Proceedings of the 2012 International Conference on Communication Systems and Network TechnologiesPages 764–768https://doi.org/10.1109/CSNT.2012.167This work proposes the new CMOS Current Comparator circuit suitable for High Speed and Low Power applications. Proposed circuit had been simulated in a proprietary 180 nm CMOS process, using Cadence Spectre Simulator and UMC models. Current comparator ...
- ArticleOctober 2009
Design of Low Power High Speed ALU Using Feedback Switch Logic
ARTCOM '09: Proceedings of the 2009 International Conference on Advances in Recent Technologies in Communication and ComputingPages 899–902https://doi.org/10.1109/ARTCom.2009.23Low power and high speed requirement is a challenging task in design of ALUs. Supply voltage scaling is promising approach because it reduces switching activities and active power but it degrades the performance and robustness. Recently a new like ...
- articleJanuary 1995
Application of Optical Solitons in High-Speed and Wavelength-Division-Multiplexed Lightwave Communication Systems
Optical solitons exploit the nonlinear nature of the refractive index of silica fibers to overcome the effects of group velocity dispersion (GVD). It is well established that the remarkable resilient properties of solitons stabilize them against ...