More Web Proxy on the site http://driver.im/

research-article

An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory

Authors:

Naehyuck ChangAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 13, Issue 3

Article No.: 43, Pages 1 - 29

https://doi.org/10.1145/1367045.1367052

Published: 25 July 2008 Publication History

Abstract

Memory devices often consume more energy than microprocessors in current portable embedded systems, but their energy consumption changes significantly with the type of transaction, data values, and access timing, as well as depending on the total number of transactions. These variabilities mean that an innovative tool and framework are required to characterize modern memory devices running in embedded system architectures.

We introduce an energy measurement and characterization platform for memory devices, and demonstrate an application to multilevel-cell (MLC) flash memories, in which we discover significant value-dependent programming energy variations. We introduce an energy-aware data compression method that minimizes the flash programming energy, rather than the size of the compressed data, which is formulated as an entropy coding with unequal bit-pattern costs. Deploying a probabilistic approach, we derive energy-optimal bit-pattern probabilities and expected values of the bit-pattern costs which are applicable to the large amounts of compressed data typically found in multimedia applications. Then we develop an energy-optimal prefix coding that uses integer linear programming, and construct a prefix-code table. From a consideration of Pareto-optimal energy consumption, we can make tradeoffs between data size and programming energy, such as a 41% energy savings for a 52% area overhead.

References

[1]

Atwood, G., Fazio, A., Mills, D., and Reaves, B. 1997. Intel StrataFlash memory technology overview. Intel Tech. J. 1, 2.

[2]

Barr, K. and Asanović, K. 2003. Energy aware lossless data compression. In Proceedings of the International Conference on Mobile Systems, Applications and Services, 231--244.

Digital Library

[3]

Benini, L., Macii, A., and Macii, E. 2001. Exact and heuristic algorithms for low-energy code compression in performance and memory constrained embedded systems. In Proceedings of the Midwest Symposium on Circuits and Systems, vol. 2, 552--555.

[4]

Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the International Symposium on Computer Architecture, 83--94.

Digital Library

[5]

Burger, D. and Austin, T. 1997. The SimpleScalar tool set, version 2.0. Tech. Rep. 1342. Department of Computer Sciences, University of Wisconsin. June.

[6]

Byeon, D.-S., Lee, S.-S., Lim, Y.-H., Park, J.-S., Han, W.-K., Kwak, P.-S., Kim, D.-H., Chae, D.-H., Moon, S.-H., Lee, S.-J., Cho, H.-C., Lee, J.-W., Kim, M.-S., Yang, J.-S., Park, Y.-W., Bae, D.-W., Choi, J.-D., Hur, S.-H., and Suh, K.-D. 2005. An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology. In Proceedings of the International Solid-State Circuits Conference, 46--47.

[7]

Cappelletti, P., Golla, C., Olivo, P., and Zanoni, E. 2002. Flash Memories. Kluwer Academic.

Digital Library

[8]

Chang, N., Kim, K., and Lee, H. G. 2000. Cycle-accurate energy consumption measurement and analysis: Case study of ARM7TDMI. In Proceedings of the International Symposium on Low Power Electronics and Design, 185--190.

Digital Library

[9]

Chen, R. Y., Irwin, M. J., and Bajwa, R. S. 1998. An architectural level power estimator. In Proceedings of the Power-Driven Microarchitecture Workshop (held in conjunction with ISCA), 87--91.

[10]

CPLEX. 2008. CPLEX ILP solver. http://www.cplex.com.

[11]

Du, Y., Cai, M., and Dong, J. 2005. Adaptive energy-aware design of a multi-bank flash-memory storage system. In Proceedings of the International Conference on Embedded and Real-Time Computing Systems and Applications, 311--316.

Digital Library

[12]

Evans, R. J. and Franzon, P. D. 1995. Energy consumption modeling and optimization for SRAM's. IEEE J. Solid-State Circ. 30, 5 (May), 571--579.

[13]

Farkas, K. I., Flinn, J., Back, G., Grunwald, D., and Anderson, J. M. 2000. Quantifying the energy consumption of a pocket computer and a Java virtual machine. In Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 252--263.

Digital Library

[14]

Fazio, A. and Bauer, M. 1997. Intel StrataFlash memory technology development and implementation. Intel Tech. J. 1, 2.

[15]

Flinn, J. and Satyanarayanan, M. 1999. PowerScope: A tool for profiling the energy usage of mobile applications. In Proceedings of the IEEE Workshop on Mobile Computing Systems and Applications, 2--10.

Digital Library

[16]

Golin, M. J., Kenyon, C., and Young, N. E. 2002. Huffman coding with unequal letter costs. In Proceedings of the ACM Symposium on Theory of Computing, 785--791.

Digital Library

[17]

Golin, M. J. and Rote, G. 1998. A dynamic programming algorithm for constructing optimal prefix-free codes with unequal letter costs. IEEE Trans. Inf. Theory 44, 5 (Sept.), 1770--1781.

Digital Library

[18]

Hara, T., Fukuda, K., Kanazawa, K., Noboru, Shibata, Hosono, K., Maejima, H., Nakagawa, M., Abe, T., Kojima, M., Fujiu, M., Takeuchi, Y., Amemiya, K., Morooka, M., Kamei, T., Hiroaki, Nasu, Kawano, K., Wang, C.-M., Sakurai, K., Naoya, Tokiwa, Waki, H., Maruyama, T., Yoshikawa, S., Higashitani, M., Pham, T. D., and Watanabe, T. 2005. A 146 mm/sup 2/8 Gb NAND flash memory with 70 nm CMOS technology. In Proceedings of the International Solid-State Circuits Conference, 44--584.

[19]

Intel. 2008. Intel StrataFlash cellular memory (M18) datasheet. Intel.

[20]

Intel. 2006. Intel NOR flash memory: Smart choice for cellular handsets. http://www.intel.com/design/flash/articles/310527.pdf.

[21]

Joo, Y., Cho, Y., Shin, D., and Chang, N. 2007. Energy-aware data compression for multi-level cell (MLC) flash memory. In Proceedings of the Design Automation Conference, 716--719.

Digital Library

[22]

JPEG. 1992. Information technology—Digital compression and coding of continuous-tone still images—Requirements and guidelines. Tech. Rep., ISO/IEC 10918-1, ITU T.81.

[23]

Kamble, M. B. and Ghose, K. 1997. Analytical energy dissipation models for low-power caches. In Proceedings of the International Symposium on Low Power Electronics and Design, 143--148.

Digital Library

[24]

Karp, R. M. 1961. Minimum-redundancy coding for the discrete noiseless channel. IEEE Trans. Inf. Theory 7, 1 (Jan.), 27--38.

[25]

Lee, H. G. and Chang, N. 2003. Energy-aware memory allocation in heterogeneous non-volatile memory systems. In Proceedings of the International Symposium on Low Power Electronics and Design, 420--423.

Digital Library

[26]

Leon-Garcia, A. 1994. Probability and Random Processes for Electrical Engineering. Addison-Wesley, Reading, MA.

Digital Library

[27]

Ogawa, K., Kohno, M., and Kitamura, F. 1998. PASTEL: A parameterized memory characterization system. In Proceedings of the Conference on Design, Automation and Test in Europe, 15--21.

Digital Library

[28]

Paleologo, G. A., Benini, L., Bogliolo, A., and Micheli, G. D. 1998. Policy optimization for dynamic power management. In Proceedings of the Design Automation Conference, 182--187.

Digital Library

[29]

Park, C., Kang, J.-U., Park, S.-Y., and Kim, J.-S. 2004. Energy-aware demand paging on NAND flash-based embedded storages. In Proceedings of the International Symposium on Low Power Electronics and Design, 338--343.

Digital Library

[30]

Park, J.-H., Hur, S.-H., Lee, J.-H., Park, J.-T., Sel, J.-S., Kim, J.-W., Song, S.-B., Lee, J.-Y., Lee, J.-H., Son, S.-J., Kim, Y.-S., Park, M.-C., Chai, S.-J., Choi, J.-D., Chung, U.-I., Moon, J.-T., Kim, K.-T., Kim, K., and Ryu, B.-I. 2004. 8 Gb MLC (multi-level cell) NAND flash memory using 63 nm process technology. In Proceedings of the IEEE International Electron Devices Meeting, 873--876.

[31]

Russel, J. and Jacone, M. 1998. Software power estimation and optimization for high perfomance, 32-bit embedded processors. In Proceedings of the International Conference on Computer Design, 328--333.

Digital Library

[32]

Sadler, C. M. and Martonosi, M. 2006. Data compression algorithms for energy-constrained devices in delay tolerant networks. In Proceedings of the International Conference on Embedded Networked Sensor Systems, 265--278.

Digital Library

[33]

Shannon, C. E. 1948. A mathematical theory of communication. The Bell Syst. Tech. J. 27, 379--423, 623--656.

[34]

Shim, H., Joo, Y., Choi, Y., Lee, H. G., and Chang, N. 2003. Low-energy off-chip SDRAM memory systems for embedded applications. Trans. Embedded Comput. Syst. 2, 1, 98--130.

Digital Library

[35]

Shivakumar, P. and Jouppi, N. 2001. CACTI 3.0: An integrated cache timing, power, and area model. WRL Res. Rep.

[36]

Stan, M. R. and Burleson, W. P. 1995. Bus-invert coding for low power I/O. IEEE Trans. VLSI Syst. 3, 1 (Mar), 49--58.

Digital Library

[37]

STMicroelectronics. 2002. The code shadowing approach: Choose the correct non-volatile memory. http://www.st.com/stonline/products/literature/ta/8800.pdf.

[38]

Tiwary, V., Malik, S., and Wolfe, A. 1994. Power analysis of embedded software: A first step towards software power minimization. IEEE Trans. VLSI Syst. 2, 4 (Dec.), 437--445.

Digital Library

[39]

Vollrath, J., Huebl, M., and Stahl, E. 1998. Power analysis of DRAMs. In Proceedings of the Asian Test Symposium, 334--339.

Digital Library

[40]

Šimunić, T., Benini, L., and Micheli, G. D. 1999. Cycle-accurate simulation of energy consumption in embedded systems. In Proceedings of the Design Automation Conference, 867--872.

Digital Library

[41]

Wells, S. and Clay, D. 1993. Flash solid-state drive with 6 MB/s read/write channel and data compression. In Proceedings of the IEEE International Solid-State Circuits Conference, 52--53.

[42]

Yim, K. S., Bahn, H., and Koh, K. 2004. A flash compression layer for SmartMedia card systems. IEEE Trans. Consum. Electron. 50, 1 (Feb.), 192--197.

Digital Library

Cited By

Zhang JDeng YHu XNshimiyimana JLiu SChi XWu PDong FChen PChu WZhou HSun L(2017)Nanogap-Engineerable Electromechanical System for Ultralow Power MemoryAdvanced Science10.1002/advs.2017005885:2(1700588)Online publication date: 3-Dec-2017
https://doi.org/10.1002/advs.201700588
Huang MLiu ZQiao LWang YShao Z(2016)An Endurance-Aware Metadata Allocation Strategy for MLC NAND Flash Memory Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.247439435:4(691-694)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1109/TCAD.2015.2474394
Pallister JEder KHollis SBennett JChatha KErnst RRaghunathan AIyer R(2014)A high-level model of embedded flash energy consumptionProceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems10.1145/2656106.2656108(1-9)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656106.2656108
Show More Cited By

Index Terms

An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis
      1. Modeling methodologies
2. General and reference
  1. Cross-computing tools and techniques
    1. Performance

Recommendations

Energy-aware data compression for multi-level cell (MLC) flash memory
DAC '07: Proceedings of the 44th annual Design Automation Conference

We discover significant value-dependent programming energy variations in multi-level cell (MLC) flash memories, and introduce an energy-aware data compression method that minimizes the flash programming energy rather than the size of the compressed ...
Write-aware memory management for hybrid SLC-MLC PCM memory systems

In recent years, phase-change memory (PCM) has generated a great deal of interest because of its byte addressability and non-volatility properties. It is regarded as a good alternative storage medium that can reduce the performance gap between the main ...
Revisiting wear leveling design on compression applied 3D NAND flash memory: work-in-progress
CODES '18: Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis

Compression has been demonstrated as an efficient method for lifetime improvement on flash memory. However, data compression ratios are various, which bring proportional wearing on flash pages. Furthermore, the compression schemes have still not been ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 13, Issue 3

July 2008

370 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/1367045

Issue’s Table of Contents

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 25 July 2008

Accepted: 01 March 2008

Revised: 01 March 2008

Received: 01 August 2007

Published in TODAES Volume 13, Issue 3

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
528
Total Downloads

Downloads (Last 12 months)10
Downloads (Last 6 weeks)4

Reflects downloads up to 11 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang JDeng YHu XNshimiyimana JLiu SChi XWu PDong FChen PChu WZhou HSun L(2017)Nanogap-Engineerable Electromechanical System for Ultralow Power MemoryAdvanced Science10.1002/advs.2017005885:2(1700588)Online publication date: 3-Dec-2017
https://doi.org/10.1002/advs.201700588
Huang MLiu ZQiao LWang YShao Z(2016)An Endurance-Aware Metadata Allocation Strategy for MLC NAND Flash Memory Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.247439435:4(691-694)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1109/TCAD.2015.2474394
Pallister JEder KHollis SBennett JChatha KErnst RRaghunathan AIyer R(2014)A high-level model of embedded flash energy consumptionProceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems10.1145/2656106.2656108(1-9)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656106.2656108
Oh HKim J(2014)An Efficient Non-Linear Cost Compression Algorithm for Multi Level Cell MemoryIEEE Transactions on Computers10.1109/TC.2013.3563:4(820-832)Online publication date: 1-Apr-2014
https://dl.acm.org/doi/10.1109/TC.2013.35
Papirla VChakrabarti C(2009)Energy-aware error control coding for Flash memoriesProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1630085(658-663)Online publication date: 26-Jul-2009
https://dl.acm.org/doi/10.1145/1629911.1630085
Joo YChoi YPark JPark CChung SChung EChang N(2008)Energy and Performance Optimization of Demand Paging With OneNAND FlashIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.200608127:11(1969-1982)Online publication date: 1-Nov-2008
https://dl.acm.org/doi/10.1109/TCAD.2008.2006081

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents