[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.1145/1815961.1816002acmconferencesArticle/Chapter ViewAbstractPublication PagesiscaConference Proceedingsconference-collections
research-article

Web search using mobile cores: quantifying and mitigating the price of efficiency

Published: 19 June 2010 Publication History

Abstract

The commoditization of hardware, data center economies of scale, and Internet-scale workload growth all demand greater power efficiency to sustain scalability. Traditional enterprise workloads, which are typically memory and I/O bound, have been well served by chip multiprocessors com- prising of small, power-efficient cores. Recent advances in mobile computing have led to modern small cores capable of delivering even better power efficiency. While these cores can deliver performance-per-Watt efficiency for data center workloads, small cores impact application quality-of-service robustness, and flexibility, as these workloads increasingly invoke computationally intensive kernels. These challenges constitute the price of efficiency. We quantify efficiency for an industry-strength online web search engine in production at both the microarchitecture- and system-level, evaluating search on server and mobile-class architectures using Xeon and Atom processors.

References

[1]
L. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A scalable architecture based on single-chip multiprocessing. In ISCA'00.
[2]
L. A. Barroso. The price of performance: An economic case for chip multiprocessing. Queue, ACM, 2005.
[3]
L. A. Barroso, J. Dean, and U. Holzle. Web search for a planet: The Google cluster architecture. Micro, IEEE, 2003.
[4]
L. A. Barroso and U. Holzle. The case for energy-proportional computing. Computer, IEEE, 2007.
[5]
S. Brin and L. Page. The anatomy of a large-scale hypertextual web search engine. In WWW7, 1998.
[6]
I. Corporation. Technical product specification. Intel Desktop Board D945GCLF2, 2008.
[7]
J. Davis, J. Laudon, and K. Olukotun. Maximizing CMP throughput with mediocre cores. In PACT'05.
[8]
V. George, S. Jahagirdar, C. Tong, K. Smits, S. Damaraju, S. Siers, V. Naydenov, T. Khondker, S. Sarkar, and P. Singh. Penryn: 45-nm next generation intel core 2 processor. In ASSCC'07, 2007.
[9]
L. Geppert. Sun's big splash: Niagara multiprocessor chip. IEEE Spectrum'05.
[10]
G. Gerosa, S. Curtis, M. D'Addeo, B. Jiang, B. Kuttanna, F. Merchant, B. Patel, M. Taufique, and H. Samarchi. A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile pcs in 45nm hi-K metal gate CMOS. In ISSCC'08.
[11]
J. Hamilton. Cost of power in large-scale data centers. In http://perspectives.mvdirona.com.
[12]
Intel Corporation. Thermal/mechanical design guide. Intel 5000 Series Chipset Memory Controller Hub (MCH), 2006.
[13]
Intel Corporation. 45nm Intel Core 2 Duo Processor: BAClears. Intel VTune Performance Analyzer 9.1 Help, 2008.
[14]
Intel Corporation. Volume 1 basic architecture. Intel 64 and IA-32 Architectures: Software Developers Manual, 2009.
[15]
K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, and S. Reinhardt. Understanding and designing new server architectures for emerging warehouse-computing environments. In ISCA'08.
[16]
Micron. Technical note TN-47-04: Calculating memory system power for DDR2. In www.micron.com, 2006.
[17]
P. Ranganathan and N. Jouppi. Enterprise IT trends and implications for architecture research. In HPCA-11, 2005.
[18]
P. Ranganathan, P. Leech, D. Irwin, and J. Chase. Ensemble-level power management for dense blade servers. In ISCA'06.
[19]
Seagate. Barracuda 7200.12 data sheet. In www.seagate.com, 2009.
[20]
L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph., 2008.
[21]
R. Swinburne. Intel Core i7 - Nehalem architecture dive. In www.bit-tech.net, 2008.
[22]
V. Vasudevan, J. Franklin, D. Anderson, A. Phanishayee, L. Tan, M. Kaminsky, and I. Morau. FAWNdamentally power-efficient clusters. In HotOS-XII, 2009.
[23]
VMware. Vmmark benchmark. In www.vmware.com/products/vmmark, 2009.

Cited By

View all
  • (2022)PIMCloud: QoS-Aware Resource Management of Latency-Critical Applications in Clouds with Processing-in-Memory2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA53966.2022.00083(1086-1099)Online publication date: Apr-2022
  • (2019)DSPatchProceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3352460.3358325(531-544)Online publication date: 12-Oct-2019
  • (2019)Comprehensive Characterization of an Open Source Document Search EngineACM Transactions on Architecture and Code Optimization10.1145/332034616:2(1-21)Online publication date: 29-May-2019
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ISCA '10: Proceedings of the 37th annual international symposium on Computer architecture
June 2010
520 pages
ISBN:9781450300537
DOI:10.1145/1815961
  • cover image ACM SIGARCH Computer Architecture News
    ACM SIGARCH Computer Architecture News  Volume 38, Issue 3
    ISCA '10
    June 2010
    508 pages
    ISSN:0163-5964
    DOI:10.1145/1816038
    Issue’s Table of Contents
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

  • IEEE CS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 June 2010

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. bing
  2. energy efficiency
  3. mobile cores
  4. web search

Qualifiers

  • Research-article

Conference

ISCA '10
Sponsor:

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)28
  • Downloads (Last 6 weeks)4
Reflects downloads up to 11 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2022)PIMCloud: QoS-Aware Resource Management of Latency-Critical Applications in Clouds with Processing-in-Memory2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA53966.2022.00083(1086-1099)Online publication date: Apr-2022
  • (2019)DSPatchProceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3352460.3358325(531-544)Online publication date: 12-Oct-2019
  • (2019)Comprehensive Characterization of an Open Source Document Search EngineACM Transactions on Architecture and Code Optimization10.1145/332034616:2(1-21)Online publication date: 29-May-2019
  • (2019)SoftSKUProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322227(513-526)Online publication date: 22-Jun-2019
  • (2019)An Open-Source Benchmark Suite for Microservices and Their Hardware-Software Implications for Cloud & Edge SystemsProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304013(3-18)Online publication date: 4-Apr-2019
  • (2019)Understanding Processors Design Decisions for Data Analytics in Homogeneous Data CentersIEEE Transactions on Big Data10.1109/TBDATA.2017.27587925:1(81-94)Online publication date: 1-Mar-2019
  • (2019)Enhancing Server Efficiency in the Face of Killer Microseconds2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2019.00037(185-198)Online publication date: Feb-2019
  • (2019)Stretch: Balancing QoS and Throughput for Colocated Server Workloads on SMT Cores2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2019.00024(15-27)Online publication date: Feb-2019
  • (2018)Amdahl's law for tail latencyCommunications of the ACM10.1145/323255961:8(65-72)Online publication date: 23-Jul-2018
  • (2018)System and Architecture Level Characterization of Big Data Applications on Big and Little Core Server ArchitecturesACM Transactions on Modeling and Performance Evaluation of Computing Systems10.1145/32290493:3(1-32)Online publication date: 23-Jul-2018
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media