[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/942806.943844acmconferencesArticle/Chapter ViewAbstractPublication PagespactConference Proceedingsconference-collections
Article

Reducing Datapath Energy through the Isolation of Short-Lived Operands

Published: 27 September 2003 Publication History

Abstract

We present a technique for reducing the power dissipation in the course of writebacks and committments in a datapath that uses a dedicated architectural register file (ARF) to hold committed values. Our mechanism capitalizes on the observation that most of the producedregister values are short-lived, meaning that the destination registers targeted by these values are renamed by the time the results are written back. Our technique avoids unnecessary writebacks into the result repository (a slot within the Reorder Buffer or a physical register) as well as writes into the ARF by caching (and isolating) short-lived operands within a small dedicated register file. Operands are cached in this manner till they can be safely discarded without jeopardizing the recovery from possible branch mispredictions or reconstruction of the precise state in case of interrupts or exceptions. The power/energy savings are validated using SPICE measurements of actual layouts in a 0.18 micron CMOS process. The energyreduction in the ROB and the ARF is in the range of 20-25% and this is achieved with no increase in the cycle time, little additional complexity and no IPC drop.

Cited By

View all
  • (2017)ReglessProceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3123939.3123974(151-164)Online publication date: 14-Oct-2017
  • (2017)An Integrated Vector-Scalar Design on an In-Order ARM CoreACM Transactions on Architecture and Code Optimization10.1145/307561814:2(1-26)Online publication date: 26-May-2017
  • (2008)Predicting and Exploiting Transient Values for Reducing Register File Pressure and Energy ConsumptionIEEE Transactions on Computers10.1109/TC.2007.7078557:1(82-95)Online publication date: 1-Jan-2008
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
PACT '03: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques
September 2003
ISBN:0769520219

Sponsors

Publisher

IEEE Computer Society

United States

Publication History

Published: 27 September 2003

Check for updates

Qualifiers

  • Article

Conference

PACT03
Sponsor:

Acceptance Rates

Overall Acceptance Rate 121 of 471 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 10 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2017)ReglessProceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3123939.3123974(151-164)Online publication date: 14-Oct-2017
  • (2017)An Integrated Vector-Scalar Design on an In-Order ARM CoreACM Transactions on Architecture and Code Optimization10.1145/307561814:2(1-26)Online publication date: 26-May-2017
  • (2008)Predicting and Exploiting Transient Values for Reducing Register File Pressure and Energy ConsumptionIEEE Transactions on Computers10.1109/TC.2007.7078557:1(82-95)Online publication date: 1-Jan-2008
  • (2006)Register file caching for energy efficiencyProceedings of the 2006 international symposium on Low power electronics and design10.1145/1165573.1165633(244-249)Online publication date: 4-Oct-2006
  • (2006)Selective writebackProceedings of the 2006 international symposium on Low power electronics and design10.1145/1165573.1165584(37-42)Online publication date: 4-Oct-2006
  • (2006)SPARTANProceedings of the 15th international conference on Parallel architectures and compilation techniques10.1145/1152154.1152194(265-274)Online publication date: 16-Sep-2006
  • (2006)Early Register Deallocation Mechanisms Using Checkpointed Register FilesIEEE Transactions on Computers10.1109/TC.2006.14555:9(1153-1166)Online publication date: 1-Sep-2006
  • (2006)Trade-offs in transient fault recovery schemes for redundant multithreaded processorsProceedings of the 13th international conference on High Performance Computing10.1007/11945918_18(135-147)Online publication date: 18-Dec-2006
  • (2004)Complexity-Effective Reorder Buffer Designs for Superscalar ProcessorsIEEE Transactions on Computers10.1109/TC.2004.553:6(653-665)Online publication date: 1-Jun-2004
  • (2004)Isolating Short-Lived Operands for Energy ReductionIEEE Transactions on Computers10.1109/TC.2004.1153:6(697-709)Online publication date: 1-Jun-2004
  • Show More Cited By

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media