[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/846234.849273guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Study of a Multilevel Approach to Partitioning for Parallel Logic Simulation

Published: 01 May 2000 Publication History

Abstract

Parallel simulation techniques are often employed to meet the computational requirements of large hardware simulations in order to reduce simulation time. In addition, partitioning for parallel simulations has been shown to be vital for achieving higher simulation throughput. This paper presents the results of our partitioning studies conducted on an optimistic parallel logic simulation framework based on the Time Warp synchronization protocol.The paper also presents the design and implementation of a new partitioning algorithm based on a multilevel heuristic, developed as a part of this study. The multilevel algorithm attempts to balance load, maximize concurrency, and reduce inter-processor communication in three phases to improve performance. The experimental results obtained from our benchmarks indicate that the multilevel algorithm yields better partitions than other partitioning algorithms included in the study.

Cited By

View all
  • (2004)Parallel verilog simulationProceedings of the 2004 Asia and South Pacific Design Automation Conference10.5555/1015090.1015265(644-646)Online publication date: 27-Jan-2004

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings
IPDPS '00: Proceedings of the 14th International Symposium on Parallel and Distributed Processing
May 2000
ISBN:0769505740

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 May 2000

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 10 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2004)Parallel verilog simulationProceedings of the 2004 Asia and South Pacific Design Automation Conference10.5555/1015090.1015265(644-646)Online publication date: 27-Jan-2004

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media