Article

Free access

Min-max linear programming and the timing analysis of digital circuits

Authors:

Timothy M. Burks,

Karem A. SakallahAuthors Info & Claims

ICCAD '93: Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design

Pages 152 - 155

Published: 07 November 1993 Publication History

PDF eReader

References

[1]

K. McMillan and D. Dill. Algorithms for Interface Timing Verification. In ICCD Proceedings. 1992.

Digital Library

Google Scholar

[2]

L. Lavagno and A. Sangiovanni-V'mcentelli. Linear Programming for Optimum Hazard Elimination in Asynchronous Circuits. In ICeD Proceedings. 1992.

Digital Library

Google Scholar

[3]

K.A. SakaUah, T. N. Mudge, and O. A. Olukolun. checkTc and minTc: Timing Verification and Optimal Clocking of Synchronous Digital Circuits. In ICCAD-90 Digest of Technical Papers. 1990.

Google Scholar

[4]

M.R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman and Company. 1979.

Digital Library

Google Scholar

[5]

K.G. Murty. Linear Programming. WHey. 1983.

Google Scholar

[6]

T.M. Burks and K. A. SakaUah. Min-Max,Linear Programming. Technical Report. Department of Electrical Engineering and Computer Science. The University of Michigan. Ann Arbor, MI. 1993.

Google Scholar

[7]

M. Berkelaar, Ip_solve Documentation and Release Notes. Eindhoven Institute of Technology. Eindhoven, The Netherlands. 1992.

Google Scholar

[8]

R.S. Garfinkel and G. L. Nemhauser. Integer Programming. John Wiley & Sons, Inc. 1972.

Google Scholar

[9]

W. Orchard-Hays. Advanced Hnear Programming Computing Techniques. McGraw-Hill. 1968.

Google Scholar

Cited By

View all

Li ZLockom FRen S(2014)Maintaining real-time application timing similarity for defect-tolerant NoC-based many-core systemsACM Transactions on Embedded Computing Systems10.1145/2544375.254438413:2s(1-19)Online publication date: 27-Jan-2014
https://dl.acm.org/doi/10.1145/2544375.2544384
Amon THulgaard H(1999)Symbolic Time Separation of EventsProceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems10.5555/785165.785295Online publication date: 19-Apr-1999
https://dl.acm.org/doi/10.5555/785165.785295
Yen TIshii ACasavant AWolf W(1998)Efficient Algorithms for Interface Timing VerificationFormal Methods in System Design10.1023/A:100868030046712:3(241-265)Online publication date: 1-Apr-1998
https://dl.acm.org/doi/10.1023/A%3A1008680300467
Show More Cited By

Min-max linear programming and the timing analysis of digital circuits

Recommendations

Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits

This paper describes a linear programming (LP) problem formulation applicable to the static-timing analysis of large scale synchronous circuits with level-sensitive latches. Specifically, an LP formulation for the clock period minimization problem is ...
Static timing analysis for self resetting circuits
ICCAD '96: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design

Static timing analysis techniques are widely used to verify the timing behavior of large digital designs implemented predominantly in conventional static CMOS. These techniques, however, are not sufficient to completely verify the dynamic circuit ...
Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits
Special issue on high performance clock distribution networks

Rapid Single Flux Quantum (RSFQ) logic is a digital circuit technology based on superconductors that has emerged as a possible alternative to advanced semiconductor technologies for large scale ultra-high speed, very low power digital applications. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICCAD '93: Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design

November 1993

781 pages

ISBN:0818644907

Chairmen:
Michael Lightner
Univ. of Colorado, Boulder
,
Jochen A. G. Jess
Eindhoven Univ. of Tech., Eindhoven, The Netherlands

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 07 November 1993

Check for updates

Qualifiers

Article

Conference

ICCAD '93

Sponsor:

SIGDA
IEEE-CS

ICCAD '93: International Conference on Computer Aided Design

November 7 - 11, 1993

California, Santa Clara, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
506
Total Downloads

Downloads (Last 12 months)49
Downloads (Last 6 weeks)5

Reflects downloads up to 19 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Li ZLockom FRen S(2014)Maintaining real-time application timing similarity for defect-tolerant NoC-based many-core systemsACM Transactions on Embedded Computing Systems10.1145/2544375.254438413:2s(1-19)Online publication date: 27-Jan-2014
https://dl.acm.org/doi/10.1145/2544375.2544384
Amon THulgaard H(1999)Symbolic Time Separation of EventsProceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems10.5555/785165.785295Online publication date: 19-Apr-1999
https://dl.acm.org/doi/10.5555/785165.785295
Yen TIshii ACasavant AWolf W(1998)Efficient Algorithms for Interface Timing VerificationFormal Methods in System Design10.1023/A:100868030046712:3(241-265)Online publication date: 1-Apr-1998
https://dl.acm.org/doi/10.1023/A%3A1008680300467
Chakraborty SDill DOtten RYasuura H(1997)Approximate algorithms for time separation of eventsProceedings of the 1997 IEEE/ACM international conference on Computer-aided design10.5555/266388.266470(190-194)Online publication date: 13-Nov-1997
https://dl.acm.org/doi/10.5555/266388.266470
Vuillod PBenini LBogliolo ADe Micheli GHorowitz MRabaey JBarton BPedram M(1996)Clock skew optimization for peak current reductionProceedings of the 1996 international symposium on Low power electronics and design10.5555/252493.252616(265-270)Online publication date: 12-Aug-1996
https://dl.acm.org/doi/10.5555/252493.252616
Yen TWolf WCasavant AIshii AMermet J(1994)Efficient algorithms for interface timing verificationProceedings of the conference on European design automation10.5555/198174.198187(34-39)Online publication date: 23-Sep-1994
https://dl.acm.org/doi/10.5555/198174.198187

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits

Static timing analysis for self resetting circuits

Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits