research-article

Power supply noise aware workload assignment for multi-core systems

Authors:

Aida Todri,

Malgorzata Marek-Sadowska,

Joseph KozhayaAuthors Info & Claims

ICCAD '08: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design

Pages 330 - 337

Published: 10 November 2008 Publication History

Get Access

Abstract

As the industry moves from single- to multi-core processors, the challenges of how to reliably design and analyze power delivery for such systems also arise. We study various workload assignments to cores and their impact on the global power grid noise. We develop metrics to estimate the amount of noise propagated from core to core and propose a power supply noise aware workload assignment method. In our experiments, we show that performance loss can be significant if workload assignment is not properly made.

References

[1]

J. M. Tendler, J. S. Dodson, J. S. Fields Jr., H. Le and B. Sinharoy, "POWER4 System Microarchitecture," in IBM Journal of Research and Development, Vol. 46, No.1, 2002, pp. 5--26.

Digital Library

Google Scholar

[2]

G. Qu, "Power Management of Multicore Multiple Voltage embedded Systems by Task Scheduling," in International Conference on Parallel Processing Workshops, 2007, pp. 78--83.

Digital Library

Google Scholar

[3]

J. Anderson, J. Calandrino, and U. Devi, "Real-Time Scheduling on Multicore Platforms," in Proc. Real-Time and Embedded Technology and Application Symposium, 2006, pp. 550--554.

Digital Library

Google Scholar

[4]

N. James, Ph. Restle, J. Friedrich, B. Huott, and B. McCredle, "Comparison of Split Versus Connected-Core Supplies in the POWER6 Microprocessor," ISSCC Power Management Papers, 2007, pp. 298--300.

Google Scholar

[5]

S. R. Nassif, and O. Fakhouri, "Technology Trends in Power-Grid-Induced Noise," in SLIP, 2002, pp. 55--59.

Digital Library

Google Scholar

[6]

D. Johnson, J. Johnson, and J. Hilburn. "Electric Circuit Analysis," Second Edition, Prentice Hall, 1992.

Digital Library

Google Scholar

[7]

Sh. Zhao, K. Roy and Ch. K. Koh, "Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning", IEEE Trans. on Comp-Aided Design of Interg. Circ. and Sys. vol. 21. no 1, January 2002, pp. 81--92.

Digital Library

Google Scholar

[8]

A. R. Conn, R. A. Haring, and C. Visweswariah, "Noise considerations in Circuit Optimization", in Proc. Int. Conf. on Computer-Aided Design, 1998, pp. 220--227.

Digital Library

Google Scholar

[9]

Ch. Kashyap, Ch. Alpert and A. Devgan, "An Effective Capacitance Based Delay Metric for RC Interconnects", in Proc. Int. Conf. on Computer-Aided Design, 2000, pp. 229--234.

Digital Library

Google Scholar

[10]

S. Bodapati, and F. Najm, "High-Level Current Macro-Model for Power-Grid Analysis", Design Automation Conf, 2002, pp. 385--401.

Digital Library

Google Scholar

[11]

K. Meng, F. Huebbers, R. Joseph, and Y. Ismail, "Modeling and Characterization Power Variability in Multicore Architectures", Proc. Int. Symp. in Performance Anal. of Sys. and Software, 2007, pp. 146--157.

Google Scholar

[12]

SPEC CPU2006, "www.spec.org/cpu2006".

Google Scholar

Cited By

View all

Dofe JYu QHu S(2018)Exploiting PDN noise to thwart correlation power analysis attacks in 3D ICsProceedings of the 20th System Level Interconnect Prediction Workshop10.1145/3225209.3225212(1-6)Online publication date: 23-Jun-2018
https://dl.acm.org/doi/10.1145/3225209.3225212
Raparti VPasricha S(2018)PARMProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196090(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196090
Todri-Sanial ACheng Y(2018)A Study of 3-D Power Delivery Networks With Multiple Clock DomainsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.254927524:11(3218-3231)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1109/TVLSI.2016.2549275

Recommendations

Workload-adaptive process tuning strategy for power-efficient multi-core processors
ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

As more devices are integrated with technology scaling, reducing the power consumption of both high-performance and low-power processors has become the first-class design constraint. Reducing power consumption while satisfying required performance is ...
Workload-aware voltage regulator optimization for power efficient multi-core processors
DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe

Modern multi-core processors use power management techniques such as dynamic voltage and frequency scaling (DVFS) and clock gating (CG) which cause the processor to operate in various performance and power states depending on runtime workload ...
Analysis of dynamic power management on multi-core processors
ICS '08: Proceedings of the 22nd annual international conference on Supercomputing

Power management of multi-core processors is extremely important because it allows power/energy savings when all cores are not used. OS directed power management according to ACPI (Advanced Power and Configurations Interface) specifications is the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICCAD '08: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design

November 2008

855 pages

ISBN:9781424428205

General Chair:
Sani R. Nassif
IBM Austin Research Lab, Austin Texas
,
Program Chair:
Jaijeet Roychowdhury
Univ. of Minnesota, Minneapolis, MN

Publisher

IEEE Press

Publication History

Published: 10 November 2008

Check for updates

Qualifiers

Research-article

Conference

ASE08

Sponsor:

SIGDA

ASE08: The International Conference on Computer-Aided Design

November 10 - 13, 2008

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
179
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Dofe JYu QHu S(2018)Exploiting PDN noise to thwart correlation power analysis attacks in 3D ICsProceedings of the 20th System Level Interconnect Prediction Workshop10.1145/3225209.3225212(1-6)Online publication date: 23-Jun-2018
https://dl.acm.org/doi/10.1145/3225209.3225212
Raparti VPasricha S(2018)PARMProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196090(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196090
Todri-Sanial ACheng Y(2018)A Study of 3-D Power Delivery Networks With Multiple Clock DomainsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.254927524:11(3218-3231)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1109/TVLSI.2016.2549275

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Workload-adaptive process tuning strategy for power-efficient multi-core processors

Workload-aware voltage regulator optimization for power efficient multi-core processors

Analysis of dynamic power management on multi-core processors