[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/1015090.1015273acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Accurate and efficient flow based congestion estimation in floorplanning

Published: 27 January 2004 Publication History

Abstract

Congestion has been a topic of great importance in the floorplanning of deep-submicron 0 design. In this paper, we design an accurate and efficient congestion estimation model by performing global routing. We interpret the global routing problem as a flow problem of several commodities and relax the integral flow constraints. The objective of resulting fractional flow problem is to minimize the maximum congestion over all edges in the inner dual graph [13]. The underlying routing graph for each commodity is derived by assigning directions to the inner dual graph edges. We design an efficient two-phase algorithm to solve this fractional flow problem. The first phase is denoted as Incoming Flow Balancing (IFB) by which a good initial solution is derived. The second phase is called Stepwise Flow Refinement (SFR) by which the maximum congestion of the solution in first phase is iteratively reduced to its optimal value. In addition, a valid global routing solution can be obtained by applying a simple rounding procedure on the fractional flow solution. The maximum congestion after rounding is only increased by 2.82% on average according to our experimental results, which justifies the use of fractional flow to estimate the routing congestion. Finally, we demonstrate our model by integrating it into a simulated annealing (SA) based floorplanner, where we use the maximum congestion as part of the cost of SA. The experimental results show that, on average, our congestion-driven floorplanner can generate a much less congested floorplan (-36.44%) with a slight sacrifice in area (+1.30%) and wirelength (+2.64%). The runtime of the whole SA process is only increased moderately (+270%).

References

[1]
N. Sherwani. Algorithms for VLSI Physical Design Automation, 3rd Edition. Published by Kluwer Academic Publishers, 1999.
[2]
H. M. Chen, H. Zhou, F. Y. Young, D. F. Wong, H. H. Yang, and N. Sherwani. Integrated floorplanning and interconnect planning. Intl. Conf. on CAD, pages 354--357, 1999.
[3]
A. Ranjan, K. Bazargan and M. Sarrafzadeh. Fast hierarchical floorplanning with congestion and timing control. Intl. Conf. of Computer Design, pages 357--362, 2000.
[4]
C. K. K. P. Sarkar, V. Sundararaman. Routability-driven repeater block planning for interconnect-centric floorplanning. Intl. Symp. Physical Design, page 186--191. 2000.
[5]
C. W. Sham, W. C. Wong and F. Y. Young. Congestion Estimation with buffer planning in floorplan design. Design, Automation and Test in Europe Conf. and Exhibition, pages 696--701, 2002.
[6]
J. Lou, S. Krishnamoorthy and H. S. Sheng. Estimating routing congestion using probabilistic analysis. Intl. Sym. on Physical Design, ACM, pages 112--117, 2001.
[7]
M. Wang and M. Sarrafzadeh. On the behavior of congestion minimization during placement. Intl. ASIC Conf. and Exhibit, pages 145--150, 1999.
[8]
C. L. E. Cheng. RISA: Accurate and efficient placement routability modeling. Intel. Conf. Computer-Aided Design, pages 690--697, 1994.
[9]
W. Hou, H. Yu, X. Hong, Y. Cai, W. Wu, J. Gu and W. H. Kao. A new congestion-driven placement algorithm based on cell inflation. Conf. Asia South Pacific Design Automation, pages 605--608, 2001.
[10]
X. Yang, R. Kastner, and M. Sarrafzadeh. Congestion reduction during top-down placement. Int. Conf. Computer-Aided Design, pages 573--576, 2001.
[11]
Ulrich Brenner and André Rohe An efficient congestion-driven placement framework. IEEE Transaction of Computer-Aided design, Volume 22, pages 387--394, 2003.
[12]
S. T. W. Lai, F. Y. Young and C. N. Chu. A new and efficient congestion evaluation model in floorplanning: Wire density control with Twin Binary Trees. Design, Automation and Test in Europe Conf. and Exhibition, pages 856--861, 2003.
[13]
S. M. Sait and H. Youssef. VLSI Physical Design Automation, page 117. Published by IEEE Press, 1995.
[14]
F. Y. Young, C. N. Chu and Z. C. Shen. Twin binary sequences: A non-redundant representation for general non-slicing floorplan. Intl. Sym. on Physical Design, ACM, pages 457--469, 2002.
[15]
F. Shahrokhi and D. W. Matula. The maximum concurrent flow problem. Journal of ACM, page 318--334, 1990.
[16]
T. H. Cormen, C. E. Leiserson, R. L. Rivest and C. Stein. Introduction to Algorithms, 2nd Edition, Published by MIT Press, 2001.

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference
January 2004
957 pages
ISBN:0780381750

Sponsors

Publisher

IEEE Press

Publication History

Published: 27 January 2004

Check for updates

Qualifiers

  • Article

Conference

ASPDAC04
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 215
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 12 Dec 2024

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media