Article

On compliance test of on-chip bus for SOC

Authors:

Hue-Min Lin,

Chia-Chih Yen,

Che-Hua Shih,

Jing-Yang JouAuthors Info & Claims

ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference

Pages 328 - 333

Published: 27 January 2004 Publication History

Get Access

Abstract

In this paper, we employ a monitor-based approach for on-chip bus (OCB) compliance test. To describe the OCB protocols, we propose a FSM model, which can help to extract the necessary properties systematically and verify the data part of a bus transfer efficiently. To demonstrate our methodology, we illustrate two OCB protocols, WISHBONE and AMBA AHB, as the study cases. The experimental results show that we can verify the OCB protocols efficiently and detect the design errors when tests fail.

References

[1]

K. L. McMillan, "Symbolic Model Checking", Kluwer Academic Publishers, 1993.

Digital Library

Google Scholar

[2]

The SMV Model Checker, http://www-cad.eecs.berkeley.edu/~kenmcmil/smv/

Google Scholar

[3]

The VIS Group, "VIS: A system for Verification and Synthesis", Proceedings of the 8th International Conference on Computer Aided Verification, LNCS 1102, pp. 428--432, 1996.

Digital Library

Google Scholar

[4]

Cadence Formalcheck Tool, http://www.cadence.com/datasheets/formalcheck.html

Google Scholar

[5]

Andy Nightingale and John Goodenough, "Testing for AMBA#8482; Compliance", ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, pp. 301--305, 2001.

Google Scholar

[6]

Kanna Shimizu, David L. Dill and Alan J. Hu, "Monitor-Based Formal Specification of PCI", Proceedings of the Third International Conference of Formal Methods in Computer-Aided Design, Nov. 2000.

Digital Library

Google Scholar

[7]

WISHBONE, Revision B.3 Specification, http://www.opencores.org/wishbone/

Google Scholar

[8]

ARM, "AMBA Specification (Rev 2.0)" ARM Document No. ARM IHI0011A, http://www.arm.com

Google Scholar

[9]

Prakash Rashinker, Peter Paterson, and Leena Singh, "System-on-a-chip Verification Methodology and Technique", Kluwer Academic Publishers, 2001.

Digital Library

Google Scholar

Cited By

View all

Sadeghi ASelhorst MStüble CWachsmann CWinandy MJuels ATsudik GXu SYung M(2006)TCG inside?Proceedings of the first ACM workshop on Scalable trusted computing10.1145/1179474.1179487(47-56)Online publication date: 3-Nov-2006
https://dl.acm.org/doi/10.1145/1179474.1179487
Su MShih CHuang JJou JHirose F(2006)FSM-based transaction-level functional coverage for interface compliance verificationProceedings of the 2006 Asia and South Pacific Design Automation Conference10.1145/1118299.1118411(448-453)Online publication date: 24-Jan-2006
https://dl.acm.org/doi/10.1145/1118299.1118411

Recommendations

An efficient SoC test technique by reusing on/off-chip bus bridge

Today's system-on-a-chip (SoC) is designed with reusable intellectual property cores to meet short time-to-market requirements. However, the increasing cost of testing becomes a big burden in manufacturing a highly integrated SoC. In this paper, an ...
Design of Multimedia SoC Platform with a Crossbar On-Chip Bus for Embedded Systems
NCM '08: Proceedings of the 2008 Fourth International Conference on Networked Computing and Advanced Information Management - Volume 01

We propose a multimedia SoC platform with a crossbar on-chip bus which can reduce the bottleneck of on-chip communication by multi-channels. The platform consists of RISC processor, WISHBONE crossbar on-chip bus, memory interface, VGA controller, DMA, ...
On-chip SOC test platform design biased on IEEE 1500 standard

IEEE 1500 Standard defines a standard test interface for embedded cores of a system-on-a-chip (SOC) to simplify the test problems. In this paper we present a systematic method to employ this standard in a SOC test platform so as to carry out on-chip at-...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference

January 2004

957 pages

ISBN:0780381750

General Chair:
Masaharu Imai
Osaka University

Publisher

IEEE Press

Publication History

Published: 27 January 2004

Check for updates

Qualifiers

Article

Conference

ASPDAC04

Sponsor:

IPSJ
SIGDA
IEICE

ASPDAC04: Asia and South Pacific Design Automation Conference 2004

January 27 - 30, 2004

Yokohama, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
135
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 24 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sadeghi ASelhorst MStüble CWachsmann CWinandy MJuels ATsudik GXu SYung M(2006)TCG inside?Proceedings of the first ACM workshop on Scalable trusted computing10.1145/1179474.1179487(47-56)Online publication date: 3-Nov-2006
https://dl.acm.org/doi/10.1145/1179474.1179487
Su MShih CHuang JJou JHirose F(2006)FSM-based transaction-level functional coverage for interface compliance verificationProceedings of the 2006 Asia and South Pacific Design Automation Conference10.1145/1118299.1118411(448-453)Online publication date: 24-Jan-2006
https://dl.acm.org/doi/10.1145/1118299.1118411

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

An efficient SoC test technique by reusing on/off-chip bus bridge

Design of Multimedia SoC Platform with a Crossbar On-Chip Bus for Embedded Systems

On-chip SOC test platform design biased on IEEE 1500 standard