Article

Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters

Authors:

Reza Lotfi,

Mohammad Taherzadeh-Sani,

M. Yaser Azizi,

Omid ShoaeiAuthors Info & Claims

ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Page 371

Published: 09 November 2003 Publication History

Get Access

Abstract

In this paper a general method to design a pipelined ADC withminimum power consumption is presented. By expressing the totalpower consumption and the total input-referred noise of theconverter as functions of the capacitor values and the resolutions ofthe converter stages, an optimization algorithm is employed tocalculate the optimum values of these parameters, which lead tominimum power consumption while a specific noise requirement issatisfied. To determine the bias current values of operationalamplifiers an optimal choice for settling and slewing timeparameters is proposed. A practical design example is presented toshow the effectiveness of the proposed methodology.

References

[1]

{1} S.H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits & Systems-II, Vol. 39, No. 8, pp. 516-523, Aug. 1992.

Crossref

Google Scholar

[2]

{2} J. Goes, et. al, "Systematic design for optimization of high-speed self-calibrated pipelined A/D converters," in IEEE Trans. On Circuits & Systems-II, vol. 45, pp. 1513-1526, Dec. 1998.

Crossref

Google Scholar

[3]

{3} P.T.F. Kwok, H.C. Leung, "Power optimization for pipeline analog-to-digital converters," in IEEE Trans. On Circuits & Systems-II, vol. 46, pp. 549-53, May 1999.

Crossref

Google Scholar

[4]

{4} M. Hershenson, "Design of pipeline analog-to-digital converters via geometric programming," in Proc. of IEEE Intl. Conf. on Computer Aided Design, ICCAD 2002.

Digital Library

Google Scholar

[5]

{5} R. Lotfi, M. Taherzadeh-S., M.Y. Azizi, O. Shoaie, "A low-power design methodology for high-resolution pipelined analog-to-digital converters," in Proc. of ACM/IEEE Intl. Symp. on Low-Power Electronics and Design, ISLPED'03, Aug. 2003.

Digital Library

Google Scholar

[6]

{6} B. Razavi, Design of Analog CMOS Integrated Circuits, Mc.Graw-Hill, 2001.

Digital Library

Google Scholar

[7]

{7} M. Waltari, Circuit techniques for low-voltage and high-speed A/D converters, PhD. Dissertation, Helsinki Univ. of Tech., 2002.

Google Scholar

[8]

{8} K. Bult, G. Geelen, "A fast-settling CMOS opamp for SC circuits with 90-dB DC gain" in IEEE Journal of Solid-State Circuits, vol. 25, pp. 1379-84, Dec. 1990.

Crossref

Google Scholar

[9]

{9} S. Rabii, B. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8-µm CMOS," in IEEE Journal of Solid-State Circuits, vol. 32, pp. 783-796, Jun. 1997.

Crossref

Google Scholar

[10]

{10} Hui Pan, et.al, "A 3.3-V 12-b 50-MS/s A/D Converter in 0.6- um CMOS with over 80-dB SFDR," in IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, pp. 1769-80, Dec. 2000.

Crossref

Google Scholar

[11]

{11} H. van der Ploeg, et. al, "A 2.5-V 12-b 54-Msample/s 0.25-um CMOS ADC in 1-mm² With Mixed-Signal Chopping and Calibration," in IEEE Journal of Solid-State Circuits, Vol. 36, No. 12, Dec. 2001.

Crossref

Google Scholar

[12]

{12} A. Shabra and H.-S. Lee, "A 12-bit Mismatch-Shaped Pipeline A/D Converter," Digest of Technical Papers, IEEE Symposium on VLSI Circuits, pp. 211-214, 2001.

Google Scholar

[13]

{13} A. Loloee, et. al, "A 12bit 80MSps pipelined ADC core with 190mW consumption from 3V in 0.18µm digital CMOS," in Proc. European Solid-State circuits conference, ESSCIRC 2002, Florence, Italy, pp. 467-470.

Google Scholar

Cited By

View all

Majidzadeh VShoaei OQu GIsmail YNarayanan VZhou H(2006)A power optimized design methodology for low-distortion sigma-delta-pipeline ADCsProceedings of the 16th ACM Great Lakes symposium on VLSI10.1145/1127908.1127974(284-289)Online publication date: 30-Apr-2006
https://dl.acm.org/doi/10.1145/1127908.1127974

Index Terms

Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters
1. Hardware

Recommendations

A systematic design approach for low-power 10-bit 100MS/s pipelined ADC

A systematic design approach for low-power 10-bit, 100MS/s pipelined analog-to-digital converter (ADC) is presented. At architectural level various per-stage-resolution are analyzed and most suitable architecture is selected for designing 10-bit, 100MS/...
A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

This paper presents a 10-bit 40-MS/s pipelined analog-to-digital converter (ADC) in a 0.13-μm CMOS process for subsampling applications. A simplified opamp-sharing scheme between two successive pipelined stages is proposed to reduce the power ...
A low-power design methodology for high-resolution pipelined analog-to-digital converters
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design

In this paper a general method to design a pipelined ADC with minimum power consumption is presented. By expressing the total static power consumption and the total input-referred noise of the converter as functions of the capacitor values and the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

November 2003

899 pages

ISBN:1581137621

Publisher

IEEE Computer Society

United States

Publication History

Published: 09 November 2003

Check for updates

Qualifiers

Article

Conference

ICCAD03

Sponsor:

SIGDA

ICCAD03: The International Conference on Computer-Aided Design

November 9 - 13, 2003

Acceptance Rates

ICCAD '03 Paper Acceptance Rate 129 of 490 submissions, 26%;

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
336
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Majidzadeh VShoaei OQu GIsmail YNarayanan VZhou H(2006)A power optimized design methodology for low-distortion sigma-delta-pipeline ADCsProceedings of the 16th ACM Great Lakes symposium on VLSI10.1145/1127908.1127974(284-289)Online publication date: 30-Apr-2006
https://dl.acm.org/doi/10.1145/1127908.1127974

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A systematic design approach for low-power 10-bit 100MS/s pipelined ADC

A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

A low-power design methodology for high-resolution pipelined analog-to-digital converters