Chen C and Parker A. A hybrid numeric/symbolic program for checking functional and timing compatibility of synthesized designs. Proceedings of the 7th international symposium on High-level synthesis. (112-117).
Feldbusch F and Kumar R. Verification of synthesized circuits at register transfer level with flow graphs. Proceedings of the conference on European design automation. (22-26).
Ishiura N, Takahashi M and Yajima S. Time-symbolic simulation for accurate timing verification of asynchronous behavior of logic circuits. Proceedings of the 26th ACM/IEEE Design Automation Conference. (497-502).
Lathrop R and Kirk R. An extensible object-oriented mixed-mod functional simulation system. Proceedings of the 22nd ACM/IEEE Design Automation Conference. (630-636).