Ghiasi S. Efficient Implementation Selection via Time Budgeting Complexity Analysis and Leakage Optimization Case Study. Proceedings of the 2005 International Conference on Computer Design. (127-129).
Mukherjee A and Sankaranarayan R. Retiming and clock scheduling to minimize simultaneous switching IEEE International SOC Conference, 2004. Proceedings.. 10.1109/SOCC.2004.1362427. 0-7803-8445-8. (259-262).
Murugavel A and Ranganathan N. Gate sizing and buffer insertion using economic models for power optimization . 17th International Conference on VLSI Design. 10.1109/ICVD.2004.1260924. 0-7695-2072-3. (195-200).
Chunhong Chen and Sarrafzadeh M.
(2002). Simultaneous voltage scaling and gate sizing for low-power design. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 10.1109/TCSII.2002.802964. 49:6. (400-408). Online publication date: 1-Jun-2002.
Zhang Y, Hu X and Chen D.
(2002). Cell selection from technology libraries for minimizing power. Integration. 10.1016/S0167-9260(02)00022-6. 31:2. (133-158). Online publication date: 1-May-2002.
Mahnke T, Panenka S, Embacher M, Stechele W and Hoeld W. Efficiency of dual supply voltage logic synthesis for low power in consideration of varying delay constraint strictness 9th International Conference on Electronics, Circuits and Systems (ICECS 2002). 10.1109/ICECS.2002.1046265. 0-7803-7596-3. (701-704).
Mahnke T, Stechele W, Embacher M and Hoeld W. Impact of technology evolution on dual supply voltage scaling and gate resizing in power-driven logic synthesis 9th International Conference on Electronics, Circuits and Systems (ICECS 2002). 10.1109/ICECS.2002.1046264. 0-7803-7596-3. (697-700).
Chen C, Srivastava A and Sarrafzadeh M.
(2001). On gate level power optimization using dual-supply voltages. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 9:5. (616-629). Online publication date: 1-Oct-2001.
Zhang Y, Hu X and Chen D. Cell selection from technology libraries for minimizing power. Proceedings of the 2001 Asia and South Pacific Design Automation Conference. (609-614).
Chunhong Chen , Xiaojian Yang and Sarrafzadeh M. Potential slack: an effective metric of combinational circuit performance International Conference on Computer Aided Design (ICCAD). 10.1109/ICCAD.2000.896474. 0-7803-6445-7. (198-201).
Nayak A, Haldar M, Banerjee P, Chunhong Chen and Sarrafzadeh M. Power optimization of delay constrained circuits 13th Annual IEEE International ASIC/SOC Conference. 10.1109/ASIC.2000.880754. 0-7803-6598-4. (305-309).