• Meiohas C, Blackburn S and Petrank E. Linear-Mark: Locality vs. Accuracy in Mark-Sweep Garbage Collection. Proceedings of the International Symposium on Memory Systems. (1-12).

    https://doi.org/10.1145/3631882.3631893

  • Rogers T, O'Connor M and Aamodt T. Divergence-aware warp scheduling. Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture. (99-110).

    https://doi.org/10.1145/2540708.2540718

  • Maas M, Reames P, Morlan J, Asanović K, Joseph A and Kubiatowicz J. (2012). GPUs as an opportunity for offloading garbage collection. ACM SIGPLAN Notices. 47:11. (25-36). Online publication date: 8-Jan-2013.

    https://doi.org/10.1145/2426642.2259002

  • Maas M, Reames P, Morlan J, Asanović K, Joseph A and Kubiatowicz J. GPUs as an opportunity for offloading garbage collection. Proceedings of the 2012 international symposium on Memory Management. (25-36).

    https://doi.org/10.1145/2258996.2259002

  • Huang C, Blackburn S and Cai Z. Improving Garbage Collection Observability with Performance Tracing. Proceedings of the 20th ACM SIGPLAN International Conference on Managed Programming Languages and Runtimes. (85-99).

    https://doi.org/10.1145/3617651.3622986

  • Zhao W, Blackburn S and McKinley K. Low-latency, high-throughput garbage collection. Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. (76-91).

    https://doi.org/10.1145/3519939.3523440

  • Wagner G, Larsen P, Brunthaler S and Franz M. (2016). Thinking Inside the Box. ACM Transactions on Programming Languages and Systems. 38:3. (1-37). Online publication date: 2-May-2016.

    https://doi.org/10.1145/2866576

  • Kuszmaul B. (2015). SuperMalloc: a super fast multithreaded malloc for 64-bit machines. ACM SIGPLAN Notices. 50:11. (41-55). Online publication date: 28-Jan-2016.

    https://doi.org/10.1145/2887746.2754178

  • Österlund E and Löwe W. (2015). Concurrent compaction using a field pinning protocol. ACM SIGPLAN Notices. 50:11. (56-69). Online publication date: 28-Jan-2016.

    https://doi.org/10.1145/2887746.2754177

  • Cohen N and Petrank E. (2015). Data structure aware garbage collector. ACM SIGPLAN Notices. 50:11. (28-40). Online publication date: 28-Jan-2016.

    https://doi.org/10.1145/2887746.2754176

  • Cohen N and Petrank E. Data structure aware garbage collector. Proceedings of the 2015 International Symposium on Memory Management. (28-40).

    https://doi.org/10.1145/2754169.2754176

  • Rogers T, O'Connor M and Aamodt T. (2014). Learning your limit. Communications of the ACM. 57:12. (91-98). Online publication date: 26-Nov-2014.

    https://doi.org/10.1145/2682583

  • Alnowaiser K. A study of connected object locality in NUMA heaps. Proceedings of the workshop on Memory Systems Performance and Correctness. (1-9).

    https://doi.org/10.1145/2618128.2618132

  • Libič P, Bulej L, Horky V and Tůma P. On the limits of modeling generational garbage collector performance. Proceedings of the 5th ACM/SPEC international conference on Performance engineering. (15-26).

    https://doi.org/10.1145/2568088.2568097

  • Reames P and Necula G. (2013). Towards hinted collection. ACM SIGPLAN Notices. 48:11. (3-14). Online publication date: 4-Dec-2013.

    https://doi.org/10.1145/2555670.2464158

  • Reames P and Necula G. Towards hinted collection. Proceedings of the 2013 international symposium on memory management. (3-14).

    https://doi.org/10.1145/2491894.2464158

  • Reames P and Necula G. Towards hinted collection. Proceedings of the 2013 international symposium on memory management. (3-14).

    https://doi.org/10.1145/2464157.2464158

  • Eran H and Petrank E. A study of data structures with a deep heap shape. Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness. (1-8).

    https://doi.org/10.1145/2492408.2492413

  • Rogers T, O'Connor M and Aamodt T. (2013). Cache-Conscious Thread Scheduling for Massively Multithreaded Processors. IEEE Micro. 33:3. (78-85). Online publication date: 1-May-2013.

    https://doi.org/10.1109/MM.2013.24

  • Zhou J and Demsky B. (2012). Memory management for many-core processors with software configurable locality policies. ACM SIGPLAN Notices. 47:11. (3-14). Online publication date: 8-Jan-2013.

    https://doi.org/10.1145/2426642.2259000

  • Rogers T, O'Connor M and Aamodt T. Cache-Conscious Wavefront Scheduling. Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture. (72-83).

    https://doi.org/10.1109/MICRO.2012.16

  • Zhou J and Demsky B. Memory management for many-core processors with software configurable locality policies. Proceedings of the 2012 international symposium on Memory Management. (3-14).

    https://doi.org/10.1145/2258996.2259000

  • Veldema R and Philippsen M. (2011). Iterative data-parallel mark&sweep on a GPU. ACM SIGPLAN Notices. 46:11. (1-10). Online publication date: 18-Nov-2011.

    https://doi.org/10.1145/2076022.1993480

  • Veldema R and Philippsen M. Iterative data-parallel mark&sweep on a GPU. Proceedings of the international symposium on Memory management. (1-10).

    https://doi.org/10.1145/1993478.1993480

  • Nanevski A, Vafeiadis V and Berdine J. (2010). Structuring the verification of heap-manipulating programs. ACM SIGPLAN Notices. 45:1. (261-274). Online publication date: 2-Jan-2010.

    https://doi.org/10.1145/1707801.1706331

  • Podelski A and Wies T. (2010). Counterexample-guided focus. ACM SIGPLAN Notices. 45:1. (249-260). Online publication date: 2-Jan-2010.

    https://doi.org/10.1145/1707801.1706330

  • Harris W, Sankaranarayanan S, Ivančić F and Gupta A. (2010). Program analysis via satisfiability modulo path programs. ACM SIGPLAN Notices. 45:1. (71-82). Online publication date: 2-Jan-2010.

    https://doi.org/10.1145/1707801.1706309

  • Grinter R. (1999). Systems architecture. ACM SIGSOFT Software Engineering Notes. 24:2. (11-18). Online publication date: 1-Mar-1999.

    https://doi.org/10.1145/295666.295668

  • Weske M, Goesmann T, Holten R and Striemer R. (1999). A reference model for workflow application development processes. ACM SIGSOFT Software Engineering Notes. 24:2. (1-10). Online publication date: 1-Mar-1999.

    https://doi.org/10.1145/295666.295667

  • Agarwal A and Pudar S. (1993). Column-associative caches. ACM SIGARCH Computer Architecture News. 21:2. (179-190). Online publication date: 1-May-1993.

    https://doi.org/10.1145/173682.165153

  • Seznec A. (1993). A case for two-way skewed-associative caches. ACM SIGARCH Computer Architecture News. 21:2. (169-178). Online publication date: 1-May-1993.

    https://doi.org/10.1145/173682.165152

  • Ardoin C, Linn J and Reynolds B. (1984). The implementation of the attributed recursive descent architecture in VAX-11/780 microcode. ACM SIGMICRO Newsletter. 15:4. (179-189). Online publication date: 1-Dec-1984.

    https://doi.org/10.1145/384281.808228

  • Papachristou C, Immaneni V and Sarma D. (1984). An automatic migration scheme based on modular microcode and structured firmware sequencing. ACM SIGMICRO Newsletter. 15:4. (155-164). Online publication date: 1-Dec-1984.

    https://doi.org/10.1145/384281.808226

  • Heimonen J and Heinanen J. (1984). Migration implementation by integrating microprogramming and HLL programming. ACM SIGMICRO Newsletter. 15:4. (147-154). Online publication date: 1-Dec-1984.

    https://doi.org/10.1145/384281.808225