Ayav T, Tuglular T and Belli F. Towards Test Case Generation for Synthesizable VHDL Programs Using Model Checker. Proceedings of the 2010 Fourth International Conference on Secure Software Integration and Reliability Improvement Companion. (46-53). https://doi.org/10.1109/SSIRI-C.2010.22