[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
article
Free access

Hardware systems in the core curriculum of a computer science ph.d. program

Published: 01 January 1974 Publication History

Abstract

This syllabus is organized around the view of digital computer systems presented in chapter 1 of Bell and Newell the major divisions of the syllabus correspond to the major conceptual levels of design and description of digital systems, and the divisions (levels) appear in order of increasing complexity. Two things need to be said about this organization.
First, while this conceptual structure of computer systems according to levels of complexity has an intrinsic formal appeal, many if not most of the references cited at any given level or sublevel of the structure do not confine themselves exclusively to material at that level. References occasionally reach up to borrow concepts from a higher level of complexity, and of course they frequently reach down to provide lower-level underpinnings for the systems they describe.

References

[1]
Anderson, D.W., Sparacio, F.J., and Tomasulo, R.M. The IBM System/360 Model 91: Machine Philosophy and instruction-Handling. IBM Journal of Research and Development, vol. 11, no. 1 (Jan., 1967), pp. 2-7.
[2]
Barnes, G.H., Brown, R.M., Kato, M., Kuck, D.J., Slotnick, D.L.,. and Stokes, R.A. The ILLIAC IV Computer. IEEE Trans., vol. C-17, no. 8 (Aug., 1968), pp. 746-757. (ch. 27 of Bell and Newell)
[3]
Bell, C.G., Grason, J., and Newell, A. Designing Computers and Digital Systems. Digital Press, Maynard, Mass., 1972.
[4]
Bell, C.G., and Newell, A. Computer Structures; Readings and Examples. McGraw-Hill Book Company, New York, 1971.
[5]
Blaauw, G.A., and Brooks, F.P., Jr. The Structure of System/360, Part 1—Outline of the Logical Structure. IBM Systems Journal, vol. 3, no. 2 (1964), pp. 119-135. (ch. 43 of Bell and Newell)
[6]
Bloch, E. The Engineering Design of the Stretch Computer. Proc. EJCC, 1959, pp. 48-58. (ch. 34 of Bell and Newell)
[7]
Bouknight, W.J., Denenberg, S.A., Mclntyre, D.E., Randall, J.M., Sameh, A.H., and Slotnick, D.L. The Illiac IV System. Proc. IEEE, vol. 60, no. 4 (April, 1972), pp. 369-388.
[8]
Chaney, T.J. and Molnar, C.E. Anomalous Behavior of Synchronizer and Arbiter Circuits. IEEE Trans. on Computers, vol. C-22, no. 4 (April, 1973), pp. 421-422.
[9]
Clark, W.A. Macromodular Computer Systems. AFIPS Proc. SJCC, vol. 30 (1967), pp. 335-336.
[10]
Clark, W.A. and Molnar, C.E. The Promise of Macromodular Systems. IEEE Compcon 72 (Sept., 1972), pp. 309-312.
[11]
DECsystem- I 0 Assembly Language Handbook. Equipment Corp., Maynard, Mass., 1972. Digital
[12]
Denning, P.J. Virtual Memory. Computing Surveys, vol. 2, no. 3 (Sept., 1970), pp. 153-189.
[13]
Dietmeyer, D.J. Logic Design of Digital Systems. Allyn and Bacon, Inc., Boston, 1971.
[14]
Ellis, R.A. and Franklin, M.A. High-Level Logic Modules: A Qualitative Comparison. IEEE Compcon 72 (Sept., 1972), pp. 313-316.
[15]
Flynn, M.J. Very High-Speed Computing Systems. Proc. IEEE, vol. 54, no. 12 (Dec., 1966), pp. 1901-1909.
[16]
Flynn, M.J. and Low, P.R. The IBM System/360 Model 91: Some Remarks on System Development. IBM Journal of Research and Development, vol. 11, no. 1 (Jan., 1967), pp. 2-7.
[17]
Garrett, L .S . Integrated-Circuit Digital Logic Families. IEEE Spectrum, vol. 7, no. 10 (Oct., 1970), pp. 46-58, no. 11 (Nov., 1970), pp. 63-72, no. 12 (Dec., 1970), pp. 30-42.
[18]
Heart, F.E., Kahn, R.E., Ornstein, S.M., Crowther, W.R., and Walden, D.C. The Interface Message Processor for the ARPA Computer Network. AFIPS Proc; SJCC, vol. 36 (1970), pp. 551-567.
[19]
Hill, F.J. and Peterson, G.R. Digital Systems &equil; Hardware Organization and Design. John Wiley & Sons, Inc., New York, 1973.
[20]
Hill, F.J. and Peterson, G.R. Introduction to Switching Theory and Logical Design. John Wiley & Sons, Inc., New York, 1968.
[21]
Hittinger, W.C. Metal-Oxide-Semiconductor Technology. Scientific American, vol. 229, no. 2 (Aug., 1973), pp. 48-57.
[22]
How to Use the Nova and the Supernova. Data General Corp., Southboro, Mass., 1969.
[23]
Kohavi, Zvi. Switching and Finite Automata Theory. McGraw-Hill Book Company, New York, 1970.
[24]
Lehman, M. A Survey of Problems and Preliminary Results Concerning Parallel Processing and Parallel Processors. Proc. IEEE, vol. 54, no. 12 (Dec., 1966), pp. 1889-1901. (ch. 37 of Bell and Newell)
[25]
Liptay, J.S. Structural Aspects of the System/360 Model 85—II The Cache. IBM Systems Journal, vol. 7, no. 1 (1968), pp. 15-21.
[26]
Lonergan, W. and King, P. Design of the B5000 System. Datamation, vol. 7, no. 5 (May, 1961), pp. 28-32. (ch. 22 of Bell and Newell)
[27]
Millman, J. and Halkias, C.C. Integrated Electronics: Analog and Digital Circuits and Systems. McGraw-Hill Book Co., New York, 1972.
[28]
Ornstein, S.M., Stucki, M.J., and Clark, W.A. A Functional Description of Macromodules. AFIPS Proc. SJCC, vol. 30 (1967), pp. 337-355.
[29]
PDP-11 Peripherals and Interfacing Handbook. Digital Equipment Corp., Maynard, Mass., 1971.
[30]
PDP-11 Processor Handbook. Digital Equipment Corp.,Maynard, Mass., 1971.
[31]
Rosin, R.F. Contemporary Concepts of Microprogramming and Emulation. Computing Surveys, vol. 1, no. 4 (Dec., 1969), pp. 197-212.
[32]
Stevens, W.Y. The Structure of System/360, Part II—System Implementation. IBM Systems Journal, vol. 3, no. 2 (1964), pp. 136-143. (ch. 44 of Bell and Newell)
[33]
Stone, H.S. Introduction to Computer Organization and Data Structures. McGraw-Hill Book Co., New York, 1972.
[34]
Thornton, J.E. Parallel Operation in the Control Data 6600. AFIPS Proc. FJCC, Pt. II, Vol. 26 (1964), pp. 33-40. (ch. 39 of Bell and Newell)
[35]
Weber, H. A Microprogrammed Implementation of EULER on IBM System/360 Model 30. Comm. ACM, vol. 10, no. 9 (Sept., 1967), pp. 549-558. (ch. 32 of Bell and Newell)
[36]
Wilkes, M.V. and Stringer, J.B. Microprogramming and the Design of the Control Circuits in an Electronic Digital Computer. Prec. Cambridge Phil. See., Pt. 2, vol. 49 (April, 1953), pp. 230-238. (ch. 28 of Bell and Newell)
[37]
Wulf, W.A. and Bell, C.G. C.mmp—A Multi-Mini-Processor. AFIPS Prec. FJCC, Pt. II, vol. 41 (1972), pp. 765-777.

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGCSE Bulletin
ACM SIGCSE Bulletin  Volume 6, Issue 1
Proceedings of the 4th SIGCSE symposium on Computer science education
February 1974
195 pages
ISSN:0097-8418
DOI:10.1145/953057
Issue’s Table of Contents
  • cover image ACM Conferences
    SIGCSE '74: Proceedings of the fourth SIGCSE technical symposium on Computer science education
    January 1974
    194 pages
    ISBN:9781450374835
    DOI:10.1145/800183
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1974
Published in SIGCSE Volume 6, Issue 1

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)65
  • Downloads (Last 6 weeks)7
Reflects downloads up to 31 Dec 2024

Other Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media