More Web Proxy on the site http://driver.im/

invited-talk

A Framework for Uniformly Analyze and Mitigate Radiation-effects on FPGAs for Aerospace

Authors:

Corrado De SioAuthors Info & Claims

CF '23: Proceedings of the 20th ACM International Conference on Computing Frontiers

Pages 257 - 262

https://doi.org/10.1145/3587135.3592768

Published: 04 August 2023 Publication History

Abstract

This paper describes an architecture-modulable FPGA framework comprising synthesis, mapping, place and route, and bitstream analysis and mitigation for circuits mapped on FPGAs suitable for aerospace applications. The framework has several benefits, including analysis of soft-error effects and comparison between different vendors and parts, compatibility with commercial and radiation-hardened FPGA, and the ability to individuate single point of failure and embeds different mitigation strategies such as Triple Modular Redundancy (TMR) and Single Event Transient (SET) filtering at the synthesis or the place and route level. In this work, we provide the description of the framework and the radiation-effects analysis and mitigation on a set of benchmark circuits implemented using the most recent FPGA devices families for aerospace such as AMD Xilinx Ultrascale, NanoXplore NG-Medium, Microchip Radiation-Tolerant ProASIC3, and Radiation-Tolerant G4. Finally, we present a comparative analysis of a benchmark circuit's performance and radiation sensitivity mapped on the different FPGA device manufacturers.

References

[1]

V. Dumitriu, L. Kirischian and V. Kirischian, "Run-Time Recovery Mechanism for Transient and Permanent Hardware Faults Based on Distributed, Self-Organized Dynamic Partially Reconfigurable Systems," in IEEE Transactions on Computers, vol. 65, no. 9, pp. 2835-2847, 2016.

Digital Library

[2]

L. van Harten, R. Jordans and H. Pourshaghaghi, "Necessity of Fault Tolerance Techniques in Xilinx Kintex 7 FPGA Devices for Space Missions: A Case Study," Euromicro Conference on Digital System Design (DSD), 2017, pp. 299-306.

[3]

D. S. Lee et al., "Single-Event Characterization of the 20 nm Xilinx Kintex UltraScale Field-Programmable Gate Array under Heavy Ion Irradiation," IEEE Radiation Effects Data Workshop, 2015, pp. 1-6.

[4]

K. Maragos et al., "Evaluation Methodology and Reconfiguration Tests on the New European NG-MEDIUM FPGA," NASA/ESA Conference on Adaptive Hardware and Systems, 2018, pp. 127-134.

[5]

S. Azimi, B. Du, L. Sterpone, "A new CAD tool for Single Event Transient Analysis and mitigation on Flash-based FPGAs", in Integration, Vol 67, Pp 73-81, 2019.

Digital Library

[6]

L. A. Tambara, et al., "Dynamic Heavy Ion SEE Testing of Microsemi RTG4 Flash-based FPGA Embedding a LEON4FT-based SoC," European Conference on Radiation and Its Effects on Components and Systems (RADECS), 2018, pp. 1-6.

[7]

A. Portaluri, C. De Sio, S. Azimi and L. Sterpone, "A New Domains-based Isolation Design Flow for Reconfigurable SoCs," IEEE 27th International Symposium on On-Line Testing and Robust System Design, 2021, pp. 1-7.

[8]

J. R. Azambuja, C. Pilotto and F. L. Kastensmidt, "Mitigating soft errors in SRAM-based FPGAs by using large grain TMR with selective partial reconfiguration," European Conference on Radiation and Its Effects on Components and Systems, 2008, pp. 288-293.

[9]

C. De Sio, S. Azimi, L. Sterpone, "On the analysis of radiation-induced failures in the AXI interconnect module", in Microelectronics Reliability, Vol 114, 2020.

[10]

G. Lee, et al. "TLegUp: A TMR Code Generation Tool for SRAM-based FPGA Applications Using HLS", in IEEE Int. Sym. on Field Programmable Custom Computing Machines, FCCM, 2017, pp. 1-4.

[11]

D. Agiakatsikas, G. Lee, T. Mitchell, E. Cetin and O. Diessel, "From C to Fault-Tolerant FPGA-Based Systems," IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2018, pp. 212-212.

[12]

L. Sterpone, S. Azimi and B. Du, "A selective mapper for the mitigation of SETs on rad-hard RTG4 flash-based FPGAs," European Conference on Radiation and Its Effects on Components and Systems, 2016, pp. 1-4.

[13]

N. Rezzak, J. -J. Wang, F. Hawley and E. Hamdy, "Proton Characterization of RTG4 Flash-Based FPGA for LEO Environment," IEEE Radiation Effects Data Workshop, 2019, pp. 1-5.

[14]

S. Azimi, B. Du, L. Sterpone, "On the prediction of radiation-induced SETs in flash-based FPGAs", in Microelectronics Reliability, Vol 64, 230.

[15]

M. Desogus, L. Sterpone and D. M. Codinachs, "Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs," IEEE 20th International On-Line Testing Symposium (IOLTS), 2014, pp. 111-115.

[16]

E. Keren, S. Greenberg, N. M. Yitzhak, D. David, N. Refaeli and A. Haran, "Characterization and Mitigation of Single-Event Transients in Xilinx 45-nm SRAM-Based FPGA," in IEEE Transactions on Nuclear Science, vol. 66, no. 6, pp. 946-954, June 2019.

Cited By

Sudvarg MZhao CHtet YKonst MLang TSong NChamberlain RBuhler JBuckley J(2024)HLS Taking Flight: Toward Using High-Level Synthesis Techniques in a Space-Borne InstrumentProceedings of the 21st ACM International Conference on Computing Frontiers10.1145/3649153.3649209(115-125)Online publication date: 7-May-2024
https://dl.acm.org/doi/10.1145/3649153.3649209

Index Terms

A Framework for Uniformly Analyze and Mitigate Radiation-effects on FPGAs for Aerospace
1. Hardware
  1. Robustness
    1. Safety critical systems

Recommendations

Heterogeneous-ASIF: an application specific inflexible FPGA using heterogeneous logic blocks (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

An Application Specific Inflexible FPGA (ASIF) is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at different times. Application circuits are initially placed and routed on an FPGA in such a way that ...
Application-Specific FPGA using heterogeneous logic blocks

This work presents a new automatic mechanism to explore the solution space between Field Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs). This new solution is termed as an Application-Specific Inflexible FPGA (ASIF) ...
Reconfigurability-Aware Structural Mapping for LUT-Based FPGAs
RECONFIG '08: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs

In many applications, subsequent tasks differ only in a specific set of parameters. Because of their reconfigurability, FPGAs (Field Programmable Gate Arrays) can be configured with an optimized configuration every time these parameter values change. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CF '23: Proceedings of the 20th ACM International Conference on Computing Frontiers

May 2023

419 pages

ISBN:9798400701405

DOI:10.1145/3587135

General Chairs:
Andrea Bartolini
Università di Bologna, IT
,
Kristian Rietveld
Leiden University, NL
,
Program Chairs:
Catherine Schuman
University of Tennessee, US
,
Jose Moreira
IBM, US

Copyright © 2023 Owner/Author.

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 August 2023

Check for updates

Author Tags

Qualifiers

Invited-talk
Research
Refereed limited

Conference

CF '23

Sponsor:

SIGMICRO

CF '23: 20th ACM International Conference on Computing Frontiers

May 9 - 11, 2023

Bologna, Italy

Acceptance Rates

CF '23 Paper Acceptance Rate 24 of 66 submissions, 36%;

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Sponsor:
sigmicro

22nd ACM International Conference on Computing Frontiers

May 28 - 30, 2025

Cagliari , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
62
Total Downloads

Downloads (Last 12 months)38
Downloads (Last 6 weeks)5

Reflects downloads up to 11 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Sudvarg MZhao CHtet YKonst MLang TSong NChamberlain RBuhler JBuckley J(2024)HLS Taking Flight: Toward Using High-Level Synthesis Techniques in a Space-Borne InstrumentProceedings of the 21st ACM International Conference on Computing Frontiers10.1145/3649153.3649209(115-125)Online publication date: 7-May-2024
https://dl.acm.org/doi/10.1145/3649153.3649209

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents