ECKER. W. Using VHDL for HW/SW co-specification, In Proc, of the 1993 European Design and Automation Conference with EURO= VHDL "93 (Hmnburg, Germany, September 1993), R, Caraposano, F_A, GI, 1EEE Computer Society Press, pp. 500-505,

Crossref

Google Scholar

[6]

GSCHWlND, M. Hardware/Software Co-Evaluation of Instruction Sets, Phi) thesis, Technische Universitgt Wien, Vienna, Austria, July 1996,

Google Scholar

[7]

GSCHWND. M., AN D MArinER, D. An extendible MIPS-I processor kecnel in VHDL for hardware/software co-designl In Prec. of the European Design Automation Conference EURO-DAC "96 with EURO-VHDL "96 (Geneva, Switzerland, Septembex 1996), GI, IEEE Computer Society Press, pp. 548-553.

Digital Library

Google Scholar

[8]

GSCHWIND, M., AND PtETSCH, T, A smarl cache for improved vector perrefinance, In Proc, of the First International Meeting on Vector and Parallel Processing (Porto, Portugal, September 1993).

Google Scholar

[9]

G. CHWIND, M., AND P{ETS CH, T, Vector prefetching, ACM Computer Architecture News 23, 5 (December 1995), 1-7.

Digital Library

Google Scholar

[10]

GSCHWtND, M., SALAPURA, V., AND MAURER, D. FPGA prototyping of a RISC processor core for embedded applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (1998). sobmittod.

Digital Library

Google Scholar

[11]

GUPTA, R. K., COELHO, C. N., AND MICHELt, G. D, Synthesis and simulation of digital systems containing iumracfing hardware and software components. In Prec. of the 29th Design Automation Conference (DAC '92) (Anaheim, CA, June 1992).

Digital Library

Google Scholar

[12]

HOLMER, B, K, A tool for processor instruction set design. In Prec. of the 1994 European Design Automation Conference with EURO-VHDL '94 (Grenoble, France, September 1994), IEEE Computer Society Press.

Digital Library

Google Scholar

[13]

HUANG, I.- L, AND DISPAt N, A. M. Synthesis of instruction sets for pipelined microprocessors. In Prec. of the 31st Design Automation Conference fDAC '94) (San Diego, CA,tune 1994), ACId,

Digital Library

Google Scholar

[14]

ISMAIL, T. B., ABID, M., O'BRIEN, K., AND JERRAYA, A. An approach for hardware-software codesign. In Proc, of Sth International Workshop on Rapid System Prowtyping (Grenoble, France, June 1994), IEEE, pp. 73-80.

Crossref

Google Scholar

[15]

KANE, G., AND HEtNR{CH, J. MIPS RlSCArchitecture: reference for the R2000, R3000, R6000 and the new R4000 instruction set computer architecture. Prentice-Hall, Englewood Cliffs, N J, 1992.

Digital Library

Google Scholar

[16]

KRA LL, A An extended Prolog instruction set for RISC processors. In VLSI for Artificial Intelligence and Neural Networks (New York, NY, 1991), J. G. Delgndo-Frias and W. R. Moore, Eds., Plenum Press, pp. 101-108.

Google Scholar

[17]

KRALL, A. The Vienna Abstrtat Machine. Journal of Logic Programming 29(1-3) (1996), 85--106.

Crossref

Google Scholar

[18]

KUULUSA, M., NURMI, J., TAKALA, J., OJALA, P., AND HERRANEN, H. A flexible DSP core for embedded systems. IEEE Design and Test of Computers 13, 4 (October 1997), 60--68.

Digital Library

Google Scholar

[19]

MCMAHON, F. H. Lawrence Livermore National Laboratory FORTRAN Kernels Test: MFLOPS. FORTRAN source code, September 1991.

Google Scholar

[20]

SALAPURA, V., AND GSCHWIND, M. Hawam/software co-design of a fuzzy RISe processor. In Prec. of the Design, Automation and Test in Europe Conference DATE "98 (Paris, France, February 1998), EDAA, IEEE Computer Society Press, pp. 875-882,

Digital Library

Google Scholar

[21]

SAt'O, L, ALOMARY, A. Y., HONMA, Y., NAKATA, T., HIOMI, A., HIK1CH1, N, AND IMA1, M. PEAS-I: A hardware/software codesign system for ASIP development. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Science E77-A, 3 (March 1994), 483-491.

Google Scholar

[22]

SUCHER, R. Carmel: A configurable long instruction word DSP core. lu Micro. processor Forum 1998 (San lose, CA, Octobes 1998), MicroDesign Resources.

Google Scholar

[23]

TORLEY, J. ARC getting full-30 licensces aboard. Microprocessor Report 12, 15 (November 1998).

Google Scholar

[24]

TORLEY, J. LXR-4080 is independent implemenlation of basic MIPS-I processor core. Microprocessor Report I2, 2 (February 1998), 134

Google Scholar

[25]

VAN PRAET, L, GOOSSENS, G, LANNEER, D, AND DE MAN, H. InStl'UC.tion set definition and insWuction set selection for ASIPs. In Proc. of the 7th International Symposium on High-Level Synthesis 1994 (Niagara on the Lake, ON, Canada, 1994), IEEE, pp. 11-16.

Digital Library

Google Scholar

[26]

WOLF, W. H. Hardware-softwareeo-design ofembeddedsystems. Proceedings of the IEEE 82, 7 (July 1994), 967-989.

Crossref

Google Scholar

Cited By

View all

Nevezi-Strango DGrosu DValcan S(2024)The Development of an Application-Specific Instruction Set Processor Specialized on a Convolutional Neural Network Trained on MNISTAdvances in Computational Collective Intelligence10.1007/978-3-031-70248-8_8(94-105)Online publication date: 8-Sep-2024
https://doi.org/10.1007/978-3-031-70248-8_8
Großschädl J(2016)Architectural Support for Long Integer Modulo Arithmetic on Risc-Based Smart CardsThe International Journal of High Performance Computing Applications10.1177/109434200301700200417:2(135-146)Online publication date: 26-Jul-2016
https://doi.org/10.1177/1094342003017002004
Ragel RRadhakrishnan SAmbrose JParameswaran S(2013)A Study on Instruction-set Selection Using Multi-application Based Application Specific Instruction-set ProcessorsProceedings of the 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems10.1109/VLSID.2013.154(7-12)Online publication date: 5-Jan-2013
https://dl.acm.org/doi/10.1109/VLSID.2013.154
Show More Cited By

Index Terms

Instruction set selection for ASIP design
1. Applied computing
  1. Computers in other domains
    1. Personal computers and PC applications
      1. Microcomputers
2. Computer systems organization

Recommendations

Automatic custom instruction identification for application-specific instruction set processors

The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Selection of instruction set extensions for an FPGA embedded processor core
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processing

A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex Family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture

To exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

CODES '99: Proceedings of the seventh international workshop on Hardware/software codesign

March 1999

216 pages

ISBN:1581131321

DOI:10.1145/301177

Chairmen:
Ahmed Amine Jerraya
TIMA Lab, France
,
Luciano Lavagno
Politecnico di Torino, Turin, Italy
,
Frank Vahid
Univ. of California, Riverside

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 March 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

CODES99

Sponsor:

SIGDA
SIGSOFT
IEEE-CS
IFIP

CODES99: International Conference on Hardware/Software Codesign

Rome, Italy

Acceptance Rates

CODES '99 Paper Acceptance Rate 40 of 98 submissions, 41%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

26
Total Citations
View Citations
630
Total Downloads

Downloads (Last 12 months)74
Downloads (Last 6 weeks)13

Reflects downloads up to 11 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Nevezi-Strango DGrosu DValcan S(2024)The Development of an Application-Specific Instruction Set Processor Specialized on a Convolutional Neural Network Trained on MNISTAdvances in Computational Collective Intelligence10.1007/978-3-031-70248-8_8(94-105)Online publication date: 8-Sep-2024
https://doi.org/10.1007/978-3-031-70248-8_8
Großschädl J(2016)Architectural Support for Long Integer Modulo Arithmetic on Risc-Based Smart CardsThe International Journal of High Performance Computing Applications10.1177/109434200301700200417:2(135-146)Online publication date: 26-Jul-2016
https://doi.org/10.1177/1094342003017002004
Ragel RRadhakrishnan SAmbrose JParameswaran S(2013)A Study on Instruction-set Selection Using Multi-application Based Application Specific Instruction-set ProcessorsProceedings of the 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems10.1109/VLSID.2013.154(7-12)Online publication date: 5-Jan-2013
https://dl.acm.org/doi/10.1109/VLSID.2013.154
Atasu KLuk WMencer OOzturan CDundar G(2012)FISHIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2010.209054320:1(52-65)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1109/TVLSI.2010.2090543
Ragel RRadhakrishnan SAmbrose A(2012)Instruction-set selection for multi-application based ASIP design: An instruction-level study2012 IEEE 6th International Conference on Information and Automation for Sustainability10.1109/ICIAFS.2012.6419895(141-146)Online publication date: Sep-2012
https://doi.org/10.1109/ICIAFS.2012.6419895
O'Melia SElbirt A(2010)Enhancing the performance of symmetric-key cryptography via instruction set extensionsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.202517118:11(1505-1518)Online publication date: 1-Nov-2010
https://dl.acm.org/doi/10.1109/TVLSI.2009.2025171
Lü YShen LHuang LWang ZXiao N(2009)Optimal subgraph covering for customisable VLIW processorsIET Computers & Digital Techniques10.1049/iet-cdt:200701043:1(14)Online publication date: 2009
https://doi.org/10.1049/iet-cdt:20070104
Elbirt A(2008)Accelerated AES implementations via generalized instruction set extensionsJournal of Computer Security10.5555/1370694.137069516:3(265-288)Online publication date: 1-Aug-2008
https://dl.acm.org/doi/10.5555/1370694.1370695
Zhang LLi SYin ZZhao W(2008)A Research on an ASIP Processing Element Architecture Suitable for FPGA ImplementationProceedings of the 2008 International Conference on Computer Science and Software Engineering - Volume 0310.1109/CSSE.2008.580(441-445)Online publication date: 12-Dec-2008
https://dl.acm.org/doi/10.1109/CSSE.2008.580
O'Melia SElbirt A(2008)Instruction Set Extensions for Enhancing the Performance of Symmetric-Key CryptographyProceedings of the 2008 Annual Computer Security Applications Conference10.1109/ACSAC.2008.10(465-474)Online publication date: 8-Dec-2008
https://dl.acm.org/doi/10.1109/ACSAC.2008.10
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Automatic custom instruction identification for application-specific instruction set processors

Selection of instruction set extensions for an FPGA embedded processor core

Increasing the instruction fetch rate via block-structured instruction set architectures