More Web Proxy on the site http://driver.im/

Article

Free access

System-level power estimation and optimization

Authors:

Polly SiegelAuthors Info & Claims

ISLPED '98: Proceedings of the 1998 international symposium on Low power electronics and design

Pages 173 - 178

https://doi.org/10.1145/280756.280881

Published: 10 August 1998 Publication History

Abstract

Most work to date on power reduction has focused at the component level, not at the system level. In this paper, we propose a framework for describing the power behavior of system-level designs. The model consists of a set of resources, an environmental workload specification, and a power management policy, which serves as the heart of the system model. We map this model to a simulation-based framework to obtain an estimate of the system's power dissipation. Accompanying this, we propose an algorithm to optimize power management policies. The optimization algorithm can be used in a tight loop with the estimation engine to derive new power-management policy algorithms for a given system-level description. We tested our approach by applying it to a real-life low-power portable design, achieving a power estimation accuracy of ∼10%, and a 23% reduction in power after policy optimization.

References

[1]

R. Golding, P. Bosh et al, "Idleness is not sloth," Proceedings of Winter USENIX Technical Conference, pp. 201-212, Jan. 1995.

Digital Library

[2]

W. Nebel and J. Mermet, Low power design in deep submicron electronics, Kluwer 1997.

Digital Library

[3]

A. Chandrakasan and R. Brodersen, Low power digital CMOS design, Kluwer 1995,

Digital Library

[4]

J. Rabaey, M. Pedram, Low power design methodologies, Kluwer 1995.

[5]

D. Lidsky and J. Rabaey, "Early power exploration - A World Wide Web application," DAC, 22-37, June 1996.

Digital Library

[6]

D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," JSSC, vol. 29, no. 6, 663-670, June 1994.

[7]

R. San Martin and J. Knight, "Power-Profiler: optimizing ASICs power consumption at the behavioral level," Proceedings of the Design Automation Conference, 42-47, June 1995.

Digital Library

[8]

L. Benini and G. De Micheli, Dynamic power management: design techniques and CAD tools, Kluwer 1997.

Digital Library

[9]

S. Gupta and E Najm, "Power macromodeling for high level power estimation," DAC, 365-370, June 1997.

Digital Library

[10]

C-T. Hsieh, C-S. Ding et al, "Statistical sampling and regression estimation in power macromodeling," ICCAD, 583-588, 1996.

Digital Library

[11]

P. Landman and J. Rabaey, "Architectural power analysis, the Dual Bit Type method," TVLSI, vol. 3, no. 2, 173-187, 1995.

Digital Library

[12]

A. Raghunathan, S. Dey and N. K. Jha, "Glitch analysis and reduction in register transfer level power optimization" DAC, 331-336, June 1996.

Digital Library

[13]

L. Benini, A. Bogliolo, M. Favalli and G. De Micheli, "Regression models for behavioral power estimation," PATMOS, 179-187, Sept. 1996.

[14]

T.L. Martin and D.P. Siewiorek, "A power metric for mobile systems," ISLPED, 37-42, Aug. 1996.

Digital Library

[15]

Maxtor CrystalMax Manual, Part #1354C, 1/21/97.

[16]

lntel Flash Memory Data Manual, Order Number 290151-005, 11/95.

[17]

Sony datasheet: CXK58257AP/ASP/AM-xxL,LL SRAM, 1/93.

[18]

L. Benini, R. Hodgson, and P. Siegel, "System-level power estimation and optimization," HP Labs Technical Report, HPL-98-30, 1998.

[19]

M. Srivastava, A. Chandrakasa, and R. Broderson, "Predictive system shutdown and other architectural techniques for energy efficient programmable computation" TVLSL" vol. 4, no. 1, 42-55, March 1996.

Digital Library

[20]

C.-H. Hwang and A. Wu, "A predictive system shutdown method for energy saving of event-driven computation," Proceedings of the international Conference on Computer-Aided Design, 28-32, 1997.

Digital Library

Cited By

Nagar PBoruah SBhoi APatel ASarda JDarjij P(2024)Emerging VLSI Technologies for High performance AI and ML Applications2024 International Conference on Advancements in Smart, Secure and Intelligent Computing (ASSIC)10.1109/ASSIC60049.2024.10507954(1-5)Online publication date: 27-Jan-2024
https://doi.org/10.1109/ASSIC60049.2024.10507954
Sur SDas AChowdhury D(2022)CArrency: An Energy-Efficient Proof-of-Work Scheme for Crypto-CurrenciesProceedings of the Seventh International Conference on Mathematics and Computing10.1007/978-981-16-6890-6_3(23-38)Online publication date: 6-Mar-2022
https://doi.org/10.1007/978-981-16-6890-6_3
Darwish AEl-Moursy MDessouky MDarwish AEl-Moursy MDessouky M(2019)Power Modeling and CharacterizationTransaction-Level Power Modeling10.1007/978-3-030-24827-7_3(47-57)Online publication date: 1-Aug-2019
https://doi.org/10.1007/978-3-030-24827-7_3
Show More Cited By

Index Terms

System-level power estimation and optimization
1. Applied computing
  1. Physical sciences and engineering
    1. Electronics
    2. Engineering
2. Hardware
  1. Integrated circuits

Recommendations

System-level max power (SYMPO): a systematic approach for escalating system-level power consumption using synthetic benchmarks
PACT '10: Proceedings of the 19th international conference on Parallel architectures and compilation techniques

To effectively design a computer system for the worst case power consumption scenario, system architects often use hand-crafted maximum power consuming benchmarks at the assembly language level. These stressmarks, also called power viruses, are very ...
Estimation of Low Power Multi-Supply Voltage Level Shifter
ICTCS '14: Proceedings of the 2014 International Conference on Information and Communication Technology for Competitive Strategies

This paper presented, an overview of performance analysis and comparisons between power reduction techniques. Power Gating and MTCMOS assuming static and dynamic power consumption of a low low power voltage level shifter has presented here. Cutting back ...
System level clock tree synthesis for power optimization
DATE '07: Proceedings of the conference on Design, automation and test in Europe

The clock tree is the interconnect net on Systems-on-Chip (SoCs) with the heaviest load and consumes up to 40% of the overall power budget. Substantial savings of the overall power dissipations are possible by optimizing the clock tree. Although these ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '98: Proceedings of the 1998 international symposium on Low power electronics and design

August 1998

318 pages

ISBN:1581130597

DOI:10.1145/280756

Chairmen:
Anantha Chandrakasan
MIT
,
Sayfe Kiaei
Motorola

Copyright © 1998 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE-EDS: Electronic Devices Society
SIGDA: ACM Special Interest Group on Design Automation
IEEE-SSCS: Solid Stat Circuits Council
IEEE-CAS: Circuits & Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 August 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISLPED98

Sponsor:

IEEE-EDS
SIGDA
IEEE-SSCS
IEEE-CAS

ISLPED98: International Symposium on Low Power Electronics and Design

August 10 - 12, 1998

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

99
Total Citations
View Citations
1,344
Total Downloads

Downloads (Last 12 months)73
Downloads (Last 6 weeks)11

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Nagar PBoruah SBhoi APatel ASarda JDarjij P(2024)Emerging VLSI Technologies for High performance AI and ML Applications2024 International Conference on Advancements in Smart, Secure and Intelligent Computing (ASSIC)10.1109/ASSIC60049.2024.10507954(1-5)Online publication date: 27-Jan-2024
https://doi.org/10.1109/ASSIC60049.2024.10507954
Sur SDas AChowdhury D(2022)CArrency: An Energy-Efficient Proof-of-Work Scheme for Crypto-CurrenciesProceedings of the Seventh International Conference on Mathematics and Computing10.1007/978-981-16-6890-6_3(23-38)Online publication date: 6-Mar-2022
https://doi.org/10.1007/978-981-16-6890-6_3
Darwish AEl-Moursy MDessouky MDarwish AEl-Moursy MDessouky M(2019)Power Modeling and CharacterizationTransaction-Level Power Modeling10.1007/978-3-030-24827-7_3(47-57)Online publication date: 1-Aug-2019
https://doi.org/10.1007/978-3-030-24827-7_3
Lekidis AKatsaros P(2018)Model-Based Design of Energy-Efficient Applications for IoT SystemsElectronic Proceedings in Theoretical Computer Science10.4204/EPTCS.272.3272(24-38)Online publication date: 25-Jun-2018
https://doi.org/10.4204/EPTCS.272.3
Chen YVinco SMacii EPoncino M(2018)SystemC-AMS Thermal Modeling for the Co-simulation of Functional and Extra-Functional PropertiesACM Transactions on Design Automation of Electronic Systems10.1145/326712524:1(1-26)Online publication date: 21-Dec-2018
https://dl.acm.org/doi/10.1145/3267125
Lekidis AStachtiari EKatsaros PBozga MGeorgiadis C(2018)Model‐based design of IoT systems with the BIP component frameworkSoftware: Practice and Experience10.1002/spe.256848:6(1167-1194)Online publication date: 6-Mar-2018
https://doi.org/10.1002/spe.2568
Danese APravadelli GZandonà IFanucci LTeich J(2016)Automatic generation of power state machines through dynamic mining of temporal assertionsProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971950(606-611)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2971950
Schürmans SOnnebrink GLeupers RAscheid GChen X(2016)Frequency-Aware ESL Power Estimation for ARM Cortex-A9 Using a Black Box Processor ModelACM Transactions on Embedded Computing Systems10.1145/298737516:1(1-26)Online publication date: 13-Oct-2016
https://dl.acm.org/doi/10.1145/2987375
Chen YVinco SMacii EPoncino MCoskun AMargala MBehjat LHan J(2016)Fast Thermal Simulation using SystemC-AMSProceedings of the 26th edition on Great Lakes Symposium on VLSI10.1145/2902961.2902975(427-432)Online publication date: 18-May-2016
https://dl.acm.org/doi/10.1145/2902961.2902975
Dinh TLe TDuc A(2016)Toward a Global Power Manager in Energy Harvesting Wireless Sensor Networks2016 International Conference on Advanced Computing and Applications (ACOMP)10.1109/ACOMP.2016.022(90-96)Online publication date: Nov-2016
https://doi.org/10.1109/ACOMP.2016.022
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents