More Web Proxy on the site http://driver.im/

Article

Towards on-chip fault-tolerant communication

Authors:

Tudor Dumitraş,

Radu MărculescuAuthors Info & Claims

ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Pages 225 - 232

https://doi.org/10.1145/1119772.1119817

Published: 21 January 2003 Publication History

Abstract

As CMOS technology scales down into the deep-submicron (DSM) domain, devices and interconnects are subject to new types of malfunctions and failures that are harder to predict and avoid with the current system-on-chip (SoC) design methodologies. Relaxing the requirement of 100% correctness in operation drastically reduces the costs of design but, at the same time, requires SoCs be designed with some degree of system-level fault-tolerance. In this paper, we introduce a high-level model of DSM failure patterns and propose a new communication paradigm for SoCs, namely stochastic communication. Specifically, for a generic tile-based architecture, we propose a randomized algorithm which not only separates computation from communication, but also provides the required fault-tolerance to on-chip failures. This new technique is easy and cheap to implement in SoCs that integrate a large number of communicating IP cores.

References

[1]

A. Leon-Garcia, I. Widjaja. Communication Networks. McGraw-Hill, 2000.

Digital Library

[2]

N. Bailey. The Mathematical Theory of Infectious Diseases. Charles Griffin and Company, London, 2 edition, 1975.

[3]

K. Birman et. al. Bimodal Multicast. ACM Transactions on Computer Systems, 17(2):41--88, 1999.

Digital Library

[4]

W. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. DAC, June 2001.

Digital Library

[5]

A. Demers et. al. Epidemic algorithms for replicated database maintenance. In Proc. ACM Symp. on Princ. of Distributed Computing, 1987.

Digital Library

[6]

D. Estrin et. al. Next century challenges: Scalable coordination in sensor networks. In Proc. of the ACM/IEEE International Conference on Mobile Computing and Networking., Aug. 1999.

Digital Library

[7]

V. Hadzilacos and S. Toueg. A modular approach to fault-tolerant broadcasts and related problems. Technical Report TR94--1425, Cornell University, Computer Science Department, 1994.

Digital Library

[8]

D. Harel. Statecharts: A visual formalism for complex systems. Sci. of Comp. Progr., 8(3):231--274, June 1987.

Digital Library

[9]

R. Karp et. al. Randomized rumor spreading. In Proc. IEEE Symp. on Foundations of Computer Science, 2000.

Digital Library

[10]

F. T. Leighton et. al. On the fault tolerance of some popular bounded-degree networks. In IEEE Symp. on Foundations of Computer Science, 1992.

[11]

W. Maly. IC design in high-cost nanometer technologies era. In Proc. DAC, June 2001.

Digital Library

[12]

G. Martin. Design methodologies for system level IP. In Proc. DATE, pages 286--289, March 1998.

Digital Library

[13]

B. Pittel. On spreading a rumor. SIAM Journal of Appl. Math., 47(3):213--223, 1987.

Digital Library

[14]

Semiconductor Association. "The International Technology Roadmap for Semiconductors (ITRS)", 2001.

[15]

Y. Taur and et. al. CMOS scaling into the nanometer regime. In Proc. of the IEEE, volume 85, April 1997.

[16]

T. N. Theis. The future of interconnection technology. IBM Journal on Research and Development, 44(3), 2000.

Digital Library

[17]

T. Valtonen et. al. Interconnection of autonomous error-tolerant cells. In Proc. ISCAS, 2002.

Cited By

Chrysanthou KEnglezakis PProdromou APanteli ANicopoulos CSazeides YDimitrakopoulos G(2016)An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip ArchitecturesACM Transactions on Architecture and Code Optimization10.1145/293067013:2(1-26)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2930670
Rambo ETschiene ADiemer JAhrendts LErnst RFettweis GNebel W(2014)Failure analysis of a network-on-chip for real-time mixed-critical systemsProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2617010(1-4)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2617010
Rambo ETschiene ADiemer JAhrendts LErnst R(2014)FMEA-based analysis of a Network-on-Chip for mixed-critical systems2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)10.1109/NOCS.2014.7008759(33-40)Online publication date: Sep-2014
https://doi.org/10.1109/NOCS.2014.7008759
Show More Cited By

Towards on-chip fault-tolerant communication
1. Computer systems organization
2. Hardware

Recommendations

Fault-Tolerant Network Interfaces for Networks-on-Chip

As the complexity of designs increases and technology scales down into the deep-submicron domain, the probability of malfunctions and failures in the networks-on-chip (NoCs) components increases. In this work, we focus on the study and evaluation of ...
Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip

A systematic design methodology is presented for custom Network-on-Chip (NoC) in three-dimensional integrated circuits (3D-ICs). In addition, fault tolerance is supported in the NoC if extra links are included in the NoC topology. In the proposed method,...
Surface wave communication system for on-chip and off-chip interconnects
NoCArc '12: Proceedings of the Fifth International Workshop on Network on Chip Architectures

Network-on-chip (NoC) is a communication paradigm that has emerged to tackle different on-chip challenges and satisfy different demands in terms of high performance and economical interconnect implementation. However, merely metal based interconnect ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference

January 2003

865 pages

ISBN:0780376609

DOI:10.1145/1119772

General Chair:
Hiroto Yasuura

Copyright © 2003 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IPSJ: Information Processing Society of Japan
IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE: Institute of Electronics, Information and Communication Engineers

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 January 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

55
Total Citations
View Citations
552
Total Downloads

Downloads (Last 12 months)12
Downloads (Last 6 weeks)0

Reflects downloads up to 23 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Chrysanthou KEnglezakis PProdromou APanteli ANicopoulos CSazeides YDimitrakopoulos G(2016)An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip ArchitecturesACM Transactions on Architecture and Code Optimization10.1145/293067013:2(1-26)Online publication date: 14-Jun-2016
https://dl.acm.org/doi/10.1145/2930670
Rambo ETschiene ADiemer JAhrendts LErnst RFettweis GNebel W(2014)Failure analysis of a network-on-chip for real-time mixed-critical systemsProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2617010(1-4)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2617010
Rambo ETschiene ADiemer JAhrendts LErnst R(2014)FMEA-based analysis of a Network-on-Chip for mixed-critical systems2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)10.1109/NOCS.2014.7008759(33-40)Online publication date: Sep-2014
https://doi.org/10.1109/NOCS.2014.7008759
Göhringer DMeder LOey OBecker J(2013)Reliable and adaptive network-on-chip architectures for cyber physical systemsACM Transactions on Embedded Computing Systems10.1145/2435227.243524712:1s(1-21)Online publication date: 21-Mar-2013
https://dl.acm.org/doi/10.1145/2435227.2435247
Vitkovskiy ASoteriou VNicopoulos C(2013)Dynamic fault‐tolerant routing algorithm for networks‐on‐chip based on localised detouring pathsIET Computers & Digital Techniques10.1049/iet-cdt.2012.00547:2(93-103)Online publication date: Mar-2013
https://doi.org/10.1049/iet-cdt.2012.0054
Matos DConcatto CKologeski ACarro LKreutz MKastensmidt FSusin A(2013)A NOC closed-loop performance monitor and adapterMicroprocessors & Microsystems10.1016/j.micpro.2011.05.00137:6-7(661-671)Online publication date: 1-Aug-2013
https://dl.acm.org/doi/10.1016/j.micpro.2011.05.001
Hosseinzadeh FBagherzadeh NKhademzadeh AJanidarmian M(2013)Fault-Tolerant Optimization for Application-Specific Network-on-Chip ArchitectureIAENG Transactions on Engineering Technologies10.1007/978-94-007-6818-5_26(363-381)Online publication date: 12-Sep-2013
https://doi.org/10.1007/978-94-007-6818-5_26
Ampadu PYu QFu B(2013)Reliable Networks-on-Chip Design for Sustainable Computing SystemsDesign Technologies for Green and Sustainable Computing Systems10.1007/978-1-4614-4975-1_2(23-57)Online publication date: 11-Jun-2013
https://doi.org/10.1007/978-1-4614-4975-1_2
(2012)BibliographyAutonomic Networking-on-Chip10.1201/b11421-10(215-242)Online publication date: 4-Jan-2012
https://doi.org/10.1201/b11421-10
Tsai WLan YHu YChen S(2012)Networks on chips: structure and design methodologiesJournal of Electrical and Computer Engineering10.1155/2012/5094652012(2-2)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/509465
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents