Abstract
In the present chapter, the transient behavior and delay investigation of high-performance interconnects is modeled using finite-difference time-domain (FDTD) technique. Further, an explicit power estimation model for both on-chip conventional copper and futuristic single-wall carbon nanotube (SWCNT) bundle interconnects using FDTD technique is proposed. The model deals with the analysis of two signaling schemes, namely, voltage-mode signaling (VMS) and current-mode signaling (CMS). Power-dissipation, delay, and power_delay_product are the interconnect performance metrics considered. The interconnect is characterized by equivalent single conductor model and CMOS inverter gate is used to drive it. It is investigated that CMS scheme is good for delay-centric designs while for power-centric designs, VMS scheme can be adopted. However, owing to lower power_delay_product, CMS outperforms VMS scheme. Further, it is analyzed that SWCNT bundle interconnects are better in terms of energy efficiency as compared to copper interconnects. The results of the proposed analytical model are validated using SPICE, with a maximum error of less than 3%.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Agrawal Y, Chandel R (2016) Crosstalk analysis of current-mode signaling-coupled RLC interconnects using FDTD technique. IETE Tech Rev 33(2):148–159. https://doi.org/10.1080/02564602.2015.1056258
Agrawal Y, Kumar MG, Chandel R (2016) Comprehensive model for high-speed current-mode signaling in next generation MWCNT bundle interconnect using FDTD technique. IEEE Trans Nanotechnol 15(4):590–598. https://doi.org/10.1109/TNANO.2016.2558475
Amore MD, Sarto MS, Tamburrano A (2010) Fast transient analysis of next-generation interconnects based on carbon nanotubes. IEEE Trans Electromagn Compat 52(2):496–503. https://doi.org/10.1109/TEMC.2010.2045383
Aswatha R, Basavaraju T, Kalpana AB (2008) Efficient power modeling for on-chip global interconnects. In: Proceedings of IEEE Midwest Symposium on Circuits and Systems, pp. 458–46. https://doi.org/10.1109/MWSCAS.2008.4616835
Bashirullah R, Liu W, Cavin RK (2003) Current-mode signaling in deep submicrometer global interconnects. IEEE Trans Very Large Scale Integr Syst 11(3):406–417. https://doi.org/10.1109/TVLSI.2003.812366
Dave M, Jain M, Baghini MS, Sharma D (2013) A variation tolerant current mode signaling scheme for on-chip interconnects. IEEE Trans Very Large Scale Integr Syst 21(2):342–353. https://doi.org/10.1109/TVLSI.2012.2185835
Gowan MK, Biro LL, Jackson DB (1998) Power considerations in the design of the alpha 21264 microprocessor. In: Proceedings of IEEE Design Automation Conference, pp. 726–731. https://doi.org/10.1145/277044.277226
International Technology Roadmap for Semiconductors (2012) http://public.itrs.net
Kang SM, Leblebici Y (2003) CMOS digital integrated circuits, TMH, New Delhi
Katoch A, Veendrick H, Seevinck E (2005) High speed current-mode signaling circuits for on-chip interconnects. In: Proceedings of IEEE International Symposium on Circuits and Systems, vol 4, pp 4138−4141. https://doi.org/10.1109/ISCAS.2005.1465542
Kim (2010) Equalized on-chip interconnect: modeling, analysis, and design. Ph.D. Dissertation, Massachusetts Institute of Technology. https://www.rle.mit.edu/isg/documents/BSKimPhDThesis.pdf
Kumar MG, Agrawal Y, Chandel R (2016) Carbon nanotube interconnects–a promising solution for VLSI circuits. IETE J Educ 57(2):46–64. https://doi.org/10.1080/09747338.2016.1158129
Lee K, Qazi M, Kong J, Chandrakasan AP (2010) Low-swing signaling on monolithically integrated global graphene interconnects. IEEE Trans Electron Devices 57(12):3418–3425. https://doi.org/10.1109/TED.2010.2083667
Li XC, Mao JF, Swaminathan M (2011) Transient analysis of CMOS-gate-driven RLGC interconnects based on FDTD. IEEE Trans Comput-Aided Des 30(4):574–583. https://doi.org/10.1109/TCAD.2010.2095650
Liang F, Wang G, Lin H (2012) Modeling of crosstalk effects in multiwall carbon nanotube interconnects. IEEE Trans Electromagn Compat 54(1):133–139. https://doi.org/10.1109/TEMC.2011.2172982
Naeemi A, Meindl JD (2007) Design and performance modeling for single-walled carbon nanotubes as local, semiglobal, and global interconnects in gigascale integrated systems. IEEE Trans Electron Devices 54(1):26–37. https://doi.org/10.1109/TED.2006.887210
Paul R (1994) Incorporation of terminal constraints in the FDTD analysis of transmission lines. IEEE Trans Electromagn Compat 36(2):85–91. https://doi.org/10.1109/15.293284
Predictive Technology Models (2015). http://ptm.asu.edu
Rai MK, Khanna R, Sarkar S (2014) Crosstalk analysis in CNT bundle interconnects for VLSI applications. IEEJ Trans Electr Electron Eng 9(4):391–397. https://doi.org/10.1002/tee.21984
Sahoo M, Ghosal P, Rahaman H (2014) Performance modeling and analysis of carbon nanotube bundles for future VLSI circuit applications. J Comput Electron 13(3):673–688. https://doi.org/10.1007/s10825-014-0587-7
Sahoo S, Ghosal P, Rahaman H (2015) Modeling and analysis of crosstalk induced effects in multiwalled carbon nanotube interconnects: An ABCD parameter based approach. IEEE Trans Nanotechnol 14(2):259–274. https://doi.org/10.1109/TNANO.2014.2388252
Sakurai T, Newton AR (1991) A simple MOSFET model for circuit analysis. IEEE Trans Electron Devices 38(4):887–894. https://doi.org/10.1109/16.75219
Tanner EDA tools for SPICE simulation (2015) http://www.tannereda.com
Tuuna S, Nigussie E, Isoaho J, Tenhunen H (2012) Modeling of energy dissipation in RLC current-mode signalling. IEEE Trans Very Large Scale Integr Syst 20(6): 1146−1151. https://doi.org/10.1109/TVLSI.2011.2140345
Uchino T, Cong J (2002) An interconnect energy model considering coupling effects. IEEE Trans Comput-Aided Des 21(7):763–776. https://doi.org/10.1145/378239.379022
Venkatraman V, Burleson W (2007) An energy efficient multi-bit quaternary current-mode signaling for on-chip interconnects. In: Proceedings of IEEE Custom Integrated Circuits Conference, pp. 301–304. https://doi.org/10.1109/CICC.2007.4405738
Zhang K, Tian B, Wang F, Wei J (2012) Crosstalk analysis of carbon nanotube bundle interconnects. Nanoscale Res Lett 7(1):1–5. https://doi.org/10.1186/1556-276X-7-138
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Agrawal, Y., Palaparthy, V., Kumar, M.G., Mummaneni, K., Chandel, R. (2024). Explicit Power-Delay Models for On-Chip Copper and SWCNT Bundle Interconnects. In: Agrawal, Y., Mummaneni, K., Sathyakam, P.U. (eds) Interconnect Technologies for Integrated Circuits and Flexible Electronics. Springer Tracts in Electrical and Electronics Engineering. Springer, Singapore. https://doi.org/10.1007/978-981-99-4476-7_3
Download citation
DOI: https://doi.org/10.1007/978-981-99-4476-7_3
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-99-4475-0
Online ISBN: 978-981-99-4476-7
eBook Packages: EngineeringEngineering (R0)