Abstract
The boundary between software and hardware is becoming blurry in modern embedded systems, especially in reconfigurable computing systems. It makes an easy-to-use design space explorer more important than ever for engineers. This paper proposes a RTOS (Real-Time Operating System) to reduce design efforts while migrating functions between software and hardware. The RTOS provides reconfigurable hardware threads with identical API interfaces and data structures, just like those for software threads. To utilize reconfigurable resources efficiently, the states of threads are controlled and managed by the RTOS. Threads can also be preconfigured according to static DFGs (data flow graphs). Experiments on the Rhealstone benchmark have shown that multi-thread environments provided by the proposed RTOS can extend the scale of traditional operating systems and give designers more freedom to perform design space exploration.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Labrosse, J.J.: Micro/OS-II The Real-Time Kernel, 2nd edn. CMP Books (2002)
Andrews, D., Niehaus, D.: Programming Models for Hybrid FPGA-CPU Computational Components: A Misssing Link. Micro, IEEE Transactions 24, 42–53 (2004)
Donthi, S., Haggard, R.L.A.: Survey of Dynamically Reconfigurable FPGA Devices. In: Proceedings of the 35th Southeastern Symposium on System Theory, Las Vegas, pp. 422–426 (2003)
Diessel, O., ElGindy, H., Middendorf, M., Schmeck, H., Schmidt, B.: Dynamic scheduling of tasks on partially reconfigurable FPGAs. In: IEE Proceedings on Computers and Digital Techniques, vol. 147, pp. 181–188 (2000)
Compton, K., Cooley, J., Knol, S., Hauck, S.: Configuration Relocation and Defragmentation for Reconfigurable Computing. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM). IEEE CS Press, Los Alamitos (2001)
Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast Template Placement for Reconfigurable Computing Systems. IEEE Design and Test of Computers 17, 68–83 (2000)
Walder, H., Steiger, C., Platzner, M.: Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-Hashing. In: Proceedings of the 10th Reconfigurable Architectures Workshop (RAW). IEEE CS Press, Los Alamitos (2003)
Cormen, T.H., Leiserson, C.E.: Introduction to Algorithms, pp. 1043–1054. The MIT Press, Cambridge (2001)
Gajjala Purna, K.M., Bhatia, D.: Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers. IEEE Transactions on Computer, 579–590 (1999)
Kwork, Y.K., Ahmad, I.: Dynamic critical-path scheduling: An effective technique for allocation task graphs to multiprocessors. IEEE Trans. on Parallel and Distributed System, 506–521 (1996)
Kar, R.P.: Implementing the Rhealstone Real-time Benchmark. Dr. Dobb’s Journal (1990)
Altera Corporation: Cyclone Programmable Logic Device Family Datasheet (2003), http://www.altera.com
Peng, C., Zhou, B.: SOPC design and practice using NIOS. Tsinghua Press, Beijing (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhou, B., Chen, Y., Qiu, W., Chen, Y., Peng, C. (2006). Reduce SW/HW Migration Efforts by a RTOS in Multi-FPGA Systems. In: Shen, Wm., Chao, KM., Lin, Z., Barthès, JP.A., James, A. (eds) Computer Supported Cooperative Work in Design II. CSCWD 2005. Lecture Notes in Computer Science, vol 3865. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11686699_64
Download citation
DOI: https://doi.org/10.1007/11686699_64
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-32969-5
Online ISBN: 978-3-540-32970-1
eBook Packages: Computer ScienceComputer Science (R0)