default search action
"Multi-FPGA Accelerator for Scalable Stencil Computation with Constant ..."
Kentaro Sano, Yoshiaki Hatsuda, Satoru Yamamoto (2014)
- Kentaro Sano, Yoshiaki Hatsuda, Satoru Yamamoto:
Multi-FPGA Accelerator for Scalable Stencil Computation with Constant Memory Bandwidth. IEEE Trans. Parallel Distributed Syst. 25(3): 695-705 (2014)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.