default search action
"CPU: Cross-Rack-Aware Pipelining Update for Erasure-Coded Storage."
Haiqiao Wu et al. (2022)
- Haiqiao Wu, Wan Du, Peng Gong, Dapeng Oliver Wu:
CPU: Cross-Rack-Aware Pipelining Update for Erasure-Coded Storage. IEEE Trans. Cloud Comput. 10(4): 2424-2436 (2022)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.