default search action
"A 1.7-ns Access Time SRAM Using Variable Bulk Bias wordline-Controlled ..."
Chua-Chin Wang et al. (2008)
- Chua-Chin Wang, Gang-Neng Sung, Chi-Chun Huang, Ching-Li Lee, Tian-Hau Chen, Wun-Ji Lin, Ron Hu:
A 1.7-ns Access Time SRAM Using Variable Bulk Bias wordline-Controlled transistors. J. Circuits Syst. Comput. 17(5): 943-956 (2008)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.