default search action
"An FPGA Based Hardware Accelerator for Classification of Handwritten Digits."
R. Gautham Sundar Ram et al. (2018)
- R. Gautham Sundar Ram, Nitin Chaturvedi, Sumeet Saurav, Sanjay Singh:
An FPGA Based Hardware Accelerator for Classification of Handwritten Digits. ISDA (1) 2018: 945-954
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.