o C, 100kHz On-Chip clock source for ultra low power SoCs.">o C, 100kHz On-Chip clock source for ultra low power SoCs., dblp, computer science, bibliography, knowledge graph, author, editor, publication, conference, journal, book, thesis, database, collection, open data, bibtex">

More Web Proxy on the site http://driver.im/

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 150nW, 5ppm/o C, 100kHz On-Chip clock source for ultra low ..."

Aatmesh Shrivastava, Benton H. Calhoun (2012)

> Home

Details and statistics

DOI: 10.1109/CICC.2012.6330699

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ShrivastavaC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ShrivastavaC12
Aatmesh Shrivastava, Benton H. Calhoun:
A 150nW, 5ppm/^o C, 100kHz On-Chip clock source for ultra low power SoCs. CICC 2012: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.