default search action
"A Shared Memory Parallel Algorithm for Logic Synthesis."
Chieng-Fai Lim et al. (1993)
- Chieng-Fai Lim, Prithviraj Banerjee, Kaushik De, Saburo Muroga:
A Shared Memory Parallel Algorithm for Logic Synthesis. VLSI Design 1993: 317-322
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.